[coreboot-gerrit] Patch set updated for coreboot: 6c4c278 AMD SATA: Correct "them implement" to "then implement" in comments

Bruce Griffith (Bruce.Griffith@se-eng.com) gerrit at coreboot.org
Thu Aug 1 20:24:25 CEST 2013


Bruce Griffith (Bruce.Griffith at se-eng.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3841

-gerrit

commit 6c4c2788a699a75b4edd705bbea3c2abf8e27141
Author: Paul Menzel <paulepanter at users.sourceforge.net>
Date:   Sun Apr 28 14:44:08 2013 +0200

    AMD SATA: Correct "them implement" to "then implement" in comments
    
    This changelist was cherry-picked from merged community code
    for Parmer [1] and the paths modified so that the Parmer
    modification is applied against Olive Hill.
    
    [1] 0086162 AMD SATA: Correct _them implement_ ... in comments
    
    Change-Id: I9849e9a75dacfde15331c4200d72343a59036f14
    Signed-off-by: Bruce Griffith <bruce.griffith at se-eng.com>
---
 src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/Ide2AhciMid.c | 2 +-
 src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/SataIdeMid.c  | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/Ide2AhciMid.c b/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/Ide2AhciMid.c
index c4eb4ce..2c92891 100644
--- a/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/Ide2AhciMid.c
+++ b/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/Ide2AhciMid.c
@@ -68,7 +68,7 @@ FchInitMidSataIde2Ahci (
 
   SataBar5setting (LocalCfgPtr, &Bar5);
   //
-  //If this is not S3 resume and also if SATA set to one of IDE mode, them implement drive detection workaround.
+  //If this is not S3 resume and also if SATA set to one of IDE mode, then implement drive detection workaround.
   //
   if ( ! (LocalCfgPtr->Misc.S3Resume) ) {
     SataDriveDetection (LocalCfgPtr, &Bar5);
diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/SataIdeMid.c b/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/SataIdeMid.c
index 6be38a5..0cb4a52 100644
--- a/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/SataIdeMid.c
+++ b/src/vendorcode/amd/agesa/f16kb/Proc/Fch/Sata/SataIdeMid.c
@@ -67,7 +67,7 @@ FchInitMidSataIde (
   Bar5 = 0;
   SataBar5setting (LocalCfgPtr, &Bar5);
   //
-  //If this is not S3 resume and also if SATA set to one of IDE mode, them implement drive detection workaround.
+  //If this is not S3 resume and also if SATA set to one of IDE mode, then implement drive detection workaround.
   //
   if ( ! (LocalCfgPtr->Misc.S3Resume) ) {
     SataDriveDetection (LocalCfgPtr, &Bar5);



More information about the coreboot-gerrit mailing list