[coreboot-gerrit] New patch to review for coreboot: 3537c09 max77802: update header
Stefan Reinauer (stefan.reinauer@coreboot.org)
gerrit at coreboot.org
Tue Dec 3 23:56:11 CET 2013
Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/4426
-gerrit
commit 3537c099b4980e7a862ecea5963dd9ba6e289990
Author: David Hendricks <dhendrix at chromium.org>
Date: Thu Aug 1 18:48:26 2013 -0700
max77802: update header
This adds #defines for BUCK2DVS1_1_2625V and BOOSTCTRL_OFF.
Signed-off-by: David Hendricks <dhendrix at chromium.org>
Change-Id: I363c73ff4a645da53973767fa4bfa2c120394af6
Reviewed-on: https://gerrit.chromium.org/gerrit/64303
Reviewed-by: Ronald G. Minnich <rminnich at chromium.org>
Commit-Queue: David Hendricks <dhendrix at chromium.org>
Tested-by: David Hendricks <dhendrix at chromium.org>
---
src/drivers/maxim/max77802/max77802.h | 15 ++++++++++-----
1 file changed, 10 insertions(+), 5 deletions(-)
diff --git a/src/drivers/maxim/max77802/max77802.h b/src/drivers/maxim/max77802/max77802.h
index 80a105d..beb7195 100644
--- a/src/drivers/maxim/max77802/max77802.h
+++ b/src/drivers/maxim/max77802/max77802.h
@@ -196,15 +196,17 @@ enum {
};
/* Buck1 1.0 volt value (P1.0V_AP_MIF) */
-#define MAX77802_BUCK1DVS1_1V 0x3E
+#define MAX77802_BUCK1DVS1_1V 0x3E
/* Buck2 1.0 volt value (P1.0V_VDD_ARM) */
-#define MAX77802_BUCK2DVS1_1V 0x40
+#define MAX77802_BUCK2DVS1_1V 0x40
+/* Buck2 1.2625 volt value (P1.2625V_VDD_ARM) */
+#define MAX77802_BUCK2DVS1_1_2625V 0x6A
/* Buck3 1.0 volt value (P1.0V_VDD_INT) */
-#define MAX77802_BUCK3DVS1_1V 0x40
+#define MAX77802_BUCK3DVS1_1V 0x40
/* Buck4 1.0 volt value (P1.0V_VDD_G3D) */
-#define MAX77802_BUCK4DVS1_1V 0x40
+#define MAX77802_BUCK4DVS1_1V 0x40
/* Buck6 1.0 volt value (P1.0V_AP_KFC) */
-#define MAX77802_BUCK6DVS1_1V 0x3E
+#define MAX77802_BUCK6DVS1_1V 0x3E
/*
* Different Bucks use different bits to control power. There are two types,
@@ -222,6 +224,9 @@ enum {
#define MAX77802_LDO35CTRL1_1_2V (1 << 4)
#define MAX77802_LOD35CTRL1_ON (1 << 6)
+/* Disable Boost Mode*/
+#define MAX77802_BOOSTCTRL_OFF 0x09
+
/*
* MAX77802_REG_PMIC_32KHZ set to 32KH CP
* output is activated
More information about the coreboot-gerrit
mailing list