[coreboot-gerrit] Patch set updated for coreboot: adf3a87 pit: update PMIC write sequence in romstage

Patrick Georgi (patrick@georgi-clan.de) gerrit at coreboot.org
Sat Dec 21 18:36:39 CET 2013


Patrick Georgi (patrick at georgi-clan.de) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/4427

-gerrit

commit adf3a87344f3cdb545e037f28e9f83cf88a42d81
Author: David Hendricks <dhendrix at chromium.org>
Date:   Thu Aug 1 18:57:52 2013 -0700

    pit: update PMIC write sequence in romstage
    
    This update the PMIC write sequence to be correct for newer board
    revisions.
    
    Signed-off-by: David Hendricks <dhendrix at chromium.org>
    
    Change-Id: I2210b0d1945fb19c96a674c8fad1b0ff5a4a381e
    Reviewed-on: https://gerrit.chromium.org/gerrit/64304
    Reviewed-by: Ronald G. Minnich <rminnich at chromium.org>
    Commit-Queue: David Hendricks <dhendrix at chromium.org>
    Tested-by: David Hendricks <dhendrix at chromium.org>
---
 src/mainboard/google/pit/romstage.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/src/mainboard/google/pit/romstage.c b/src/mainboard/google/pit/romstage.c
index c11f712..853e24d 100644
--- a/src/mainboard/google/pit/romstage.c
+++ b/src/mainboard/google/pit/romstage.c
@@ -59,7 +59,7 @@ struct pmic_write pmic_writes[] =
 	{ 0, MAX77802_REG_PMIC_BUCK1DVS1, MAX77802_BUCK1DVS1_1V },
 	{ 1, MAX77802_REG_PMIC_BUCK1CTRL, MAX77802_BUCK_TYPE1_ON |
 					  MAX77802_BUCK_TYPE1_IGNORE_PWRREQ },
-	{ 0, MAX77802_REG_PMIC_BUCK2DVS1, MAX77802_BUCK2DVS1_1V },
+	{ 0, MAX77802_REG_PMIC_BUCK2DVS1, MAX77802_BUCK2DVS1_1_2625V },
 	{ 1, MAX77802_REG_PMIC_BUCK2CTRL1, MAX77802_BUCK_TYPE2_ON |
 					   MAX77802_BUCK_TYPE2_IGNORE_PWRREQ },
 	{ 0, MAX77802_REG_PMIC_BUCK3DVS1, MAX77802_BUCK3DVS1_1V },
@@ -71,7 +71,8 @@ struct pmic_write pmic_writes[] =
 	{ 0, MAX77802_REG_PMIC_BUCK6DVS1, MAX77802_BUCK6DVS1_1V },
 	{ 1, MAX77802_REG_PMIC_BUCK6CTRL, MAX77802_BUCK_TYPE1_ON |
 					   MAX77802_BUCK_TYPE1_IGNORE_PWRREQ },
-	{ 1, MAX77802_REG_PMIC_LDO35CTRL1, MAX77802_LDO35CTRL1_1_2V },
+	/* Disable Boost(bypass) OUTPUT */
+	{ 0, MAX77802_REG_PMIC_BOOSTCTRL, MAX77802_BOOSTCTRL_OFF},
 };
 
 static void setup_power(int is_resume)



More information about the coreboot-gerrit mailing list