[coreboot-gerrit] Patch set updated for coreboot: 375f354 pit: Fix some settings for the exynos5420 CPU.

Gabe Black (gabeblack@chromium.org) gerrit at coreboot.org
Wed Jul 10 04:01:30 CEST 2013


Gabe Black (gabeblack at chromium.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3645

-gerrit

commit 375f354d142f2f250858e175754286d0f2804de8
Author: Gabe Black <gabeblack at google.com>
Date:   Mon May 13 15:56:53 2013 -0700

    pit: Fix some settings for the exynos5420 CPU.
    
    Some of the settings which were defaulted to or automatically selected for the
    exynos5420 which were inherited from the exynos5250 were not correct for this
    SOC.
    
    Change-Id: I11ffd8a6b80628405ac493fe2139f79c05d15d7e
    Signed-off-by: Gabe Black <gabeblack at chromium.org>
---
 src/cpu/samsung/exynos5420/Kconfig | 22 ++++++++--------------
 1 file changed, 8 insertions(+), 14 deletions(-)

diff --git a/src/cpu/samsung/exynos5420/Kconfig b/src/cpu/samsung/exynos5420/Kconfig
index 2f7ea94..93ece2e 100644
--- a/src/cpu/samsung/exynos5420/Kconfig
+++ b/src/cpu/samsung/exynos5420/Kconfig
@@ -17,13 +17,13 @@ config BL1_SIZE_KB
 # Example SRAM/iRAM map for Exynos5420 platform:
 #
 # 0x0202_0000: vendor-provided BL1
-# 0x0202_3400: bootblock, assume up to 32KB in size
+# 0x0202_4400: bootblock, assume up to 32KB in size
 # 0x0203_0000: romstage, assume up to 128KB in size.
-# 0x0207_8000: stack pointer
+# 0x0207_4000: stack pointer
 
 config BOOTBLOCK_BASE
 	hex
-	default 0x02023400
+	default 0x02024400
 
 config ROMSTAGE_BASE
 	hex
@@ -40,11 +40,11 @@ config ROMSTAGE_SIZE
 # consecutive memory locations ending just below SP
 config STACK_TOP
 	hex
-	default 0x02078000
+	default 0x02074000
 
 config STACK_BOTTOM
 	hex
-	default 0x02077000
+	default 0x02073000
 
 config STACK_SIZE
 	hex
@@ -69,13 +69,7 @@ config CBFS_CACHE_ADDRESS
 
 config CBFS_CACHE_SIZE
 	hex "size of CBFS cache data"
-	default 0x000017000
-
-# FIXME: This is for copying SPI content into SRAM temporarily and
-# will be removed when we have the SPI streaming driver implemented.
-config SPI_IMAGE_HACK
-	hex
-	default 0x02060000
+	default 0x000013000
 
 # FIXME: other magic numbers that should probably go away
 config XIP_ROM_SIZE
@@ -84,11 +78,11 @@ config XIP_ROM_SIZE
 
 config SYS_SDRAM_BASE
 	hex
-	default 0x40000000
+	default 0x20000000
 
 config SYS_TEXT_BASE
 	hex
-	default 0x43e00000
+	default 0x23e00000
 
 config COREBOOT_TABLES_SIZE
 	hex



More information about the coreboot-gerrit mailing list