[coreboot-gerrit] New patch to review for coreboot: 4559f67 intel/lynxpoint/usb_debug.c: Guard with ifdef

Paul Menzel (paulepanter@users.sourceforge.net) gerrit at coreboot.org
Mon Jun 10 10:58:49 CEST 2013


Paul Menzel (paulepanter at users.sourceforge.net) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3427

-gerrit

commit 4559f6762f2d8d9bf9972b22b2717ef289c31074
Author: Paul Menzel <paulepanter at users.sourceforge.net>
Date:   Mon Jun 10 10:47:04 2013 +0200

    intel/lynxpoint/usb_debug.c: Guard with ifdef
    
        CC         southbridge/intel/lynxpoint/usb_debug.ramstage.o
    src/southbridge/intel/lynxpoint/usb_debug.c: In function 'enable_usbdebug':
    src/southbridge/intel/lynxpoint/usb_debug.c:35:2: error: unknown type name 'device_t'
    src/southbridge/intel/lynxpoint/usb_debug.c:35:2: error: implicit declaration of function 'PCI_DEV' [-Werror=implicit-function-declaration]
    src/southbridge/intel/lynxpoint/usb_debug.c:38:2: error: implicit declaration of function 'pci_write_config32' [-Werror=implicit-function-declaration]
    src/southbridge/intel/lynxpoint/usb_debug.c:41:2: error: implicit declaration of function 'pci_write_config8' [-Werror=implicit-function-declaration]
    cc1: all warnings being treated as errors
    make: *** [build/southbridge/intel/lynxpoint/usb_debug.ramstage.o] Fehler 1
    
    Change-Id: I1bc7965bb422110595840bba7d3dec2a30a8a7f6
    Signed-off-by: Paul Menzel <paulepanter at users.sourceforge.net>
---
 src/southbridge/intel/lynxpoint/usb_debug.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/src/southbridge/intel/lynxpoint/usb_debug.c b/src/southbridge/intel/lynxpoint/usb_debug.c
index d8da7b5..c2e99cb 100644
--- a/src/southbridge/intel/lynxpoint/usb_debug.c
+++ b/src/southbridge/intel/lynxpoint/usb_debug.c
@@ -30,6 +30,7 @@ void set_debug_port(unsigned int port)
 	/* Not needed, the ICH* southbridges hardcode physical USB port 1. */
 }
 
+#ifdef __PRE_RAM__
 void enable_usbdebug(unsigned int port)
 {
 	u32 dbgctl;
@@ -47,4 +48,4 @@ void enable_usbdebug(unsigned int port)
 	dbgctl |= (1 << 30);
 	write32(CONFIG_EHCI_BAR + CONFIG_EHCI_DEBUG_OFFSET, dbgctl);
 }
-
+#endif	/* __PRE_RAM__ */



More information about the coreboot-gerrit mailing list