[coreboot-gerrit] New patch to review for coreboot: 36d36da northbridge/intel/i5000/udelay.c: Remove unused header `console.h`

Paul Menzel (paulepanter@users.sourceforge.net) gerrit at coreboot.org
Wed May 8 15:14:53 CEST 2013


Paul Menzel (paulepanter at users.sourceforge.net) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3218

-gerrit

commit 36d36da7b5f90eb4a929c3680de0a8f4db33cf98
Author: Paul Menzel <paulepanter at users.sourceforge.net>
Date:   Wed May 8 15:09:45 2013 +0200

    northbridge/intel/i5000/udelay.c: Remove unused header `console.h`
    
    Nothing from the header `console.h` is needed in `udelay.c`, so do
    not include it.
    
    This header was included since commit
    »Add Intel i5000 Memory Controller Hub« (17670866) [1].
    
    [1] http://review.coreboot.org/491
    
    Change-Id: Ie136a1b862b55c9471f9293ed616ce27a1d01a50
    Signed-off-by: Paul Menzel <paulepanter at users.sourceforge.net>
---
 src/northbridge/intel/i5000/udelay.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/src/northbridge/intel/i5000/udelay.c b/src/northbridge/intel/i5000/udelay.c
index e462bbc..ce4c7b3 100644
--- a/src/northbridge/intel/i5000/udelay.c
+++ b/src/northbridge/intel/i5000/udelay.c
@@ -22,7 +22,7 @@
 #include <cpu/x86/tsc.h>
 #include <cpu/x86/msr.h>
 #include <cpu/intel/speedstep.h>
-#include <console/console.h>
+
 /**
  * Intel Core(tm) cpus always run the TSC at the maximum possible CPU clock
  */



More information about the coreboot-gerrit mailing list