[coreboot-gerrit] Patch set updated for coreboot: fd515d6 AMD Geode CS5536: downgrade BIOS_ERR to BIOS_DEBUG

Christian Gmeiner (christian.gmeiner@gmail.com) gerrit at coreboot.org
Tue May 28 11:19:55 CEST 2013


Christian Gmeiner (christian.gmeiner at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/3307

-gerrit

commit fd515d646556e41fb03850c28a62a2a10c1581bb
Author: Christian Gmeiner <christian.gmeiner at gmail.com>
Date:   Tue May 28 11:51:28 2013 +0200

    AMD Geode CS5536: downgrade BIOS_ERR to BIOS_DEBUG
    
    There is no need to use everywhere BIOS_ERR.
    
    Change-Id: If33d72919109244a7c3bd96674a4e386c8d1a19e
    Signed-off-by: Christian Gmeiner <christian.gmeiner at gmail.com>
---
 src/southbridge/amd/cs5536/cs5536.c | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/src/southbridge/amd/cs5536/cs5536.c b/src/southbridge/amd/cs5536/cs5536.c
index bec0e89..f4fa495 100644
--- a/src/southbridge/amd/cs5536/cs5536.c
+++ b/src/southbridge/amd/cs5536/cs5536.c
@@ -539,7 +539,7 @@ void chipsetinit(void)
 	sb = (struct southbridge_amd_cs5536_config *)dev->chip_info;
 
 	if (!sb) {
-		printk(BIOS_ERR, "CS5536 configuration not found.\n");
+		printk(BIOS_INFO, "CS5536 configuration not found.\n");
 		return;
 	}
 
@@ -582,7 +582,7 @@ void chipsetinit(void)
 	}
 
 	/*      Flash BAR size Setup */
-	printk(BIOS_ERR, "%sDoing ChipsetFlashSetup()\n",
+	printk(BIOS_DEBUG, "%sDoing ChipsetFlashSetup()\n",
 		   sb->enable_ide_nand_flash == 1 ? "" : "Not ");
 	if (sb->enable_ide_nand_flash == 1)
 		ChipsetFlashSetup();
@@ -610,10 +610,10 @@ static void southbridge_init(struct device *dev)
 	 * unsigned short gpiobase = MDD_GPIO;
 	 */
 
-	printk(BIOS_ERR, "cs5536: %s\n", __func__);
+	printk(BIOS_DEBUG, "cs5536: %s\n", __func__);
 
 	if (!sb) {
-		printk(BIOS_ERR, "CS5536 configuration not found.\n");
+		printk(BIOS_INFO, "CS5536 configuration not found.\n");
 		return;
 	}
 
@@ -628,7 +628,7 @@ static void southbridge_init(struct device *dev)
 			(sb->enable_gpio_int_route >> 16));
 	}
 
-	printk(BIOS_ERR, "cs5536: %s: enable_ide_nand_flash is %d\n", __func__,
+	printk(BIOS_DEBUG, "cs5536: %s: enable_ide_nand_flash is %d\n", __func__,
 		   sb->enable_ide_nand_flash);
 	if (sb->enable_ide_nand_flash == 1) {
 		enable_ide_nand_flash_header();
@@ -665,7 +665,7 @@ static void cs5536_read_resources(device_t dev)
 
 static void southbridge_enable(struct device *dev)
 {
-	printk(BIOS_ERR, "cs5536: %s: dev is %p\n", __func__, dev);
+	printk(BIOS_DEBUG, "cs5536: %s: dev is %p\n", __func__, dev);
 
 }
 



More information about the coreboot-gerrit mailing list