[coreboot-gerrit] New patch to review for coreboot: c32c1de superio/winbound/*: Provide common romstage component
Edward O'Callaghan (eocallaghan@alterapraxis.com)
gerrit at coreboot.org
Sun Apr 27 14:53:20 CEST 2014
Edward O'Callaghan (eocallaghan at alterapraxis.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5587
-gerrit
commit c32c1de097de63cb20984b0290f954c8e4cddf0d
Author: Edward O'Callaghan <eocallaghan at alterapraxis.com>
Date: Sun Apr 27 22:41:31 2014 +1000
superio/winbound/*: Provide common romstage component
Following the reasoning of:
cf7b498 superio/fintek/*: Factor out generic romstage component
Change-Id: I3e889c0305c012e7556a5dd348e7f1e1ba629a9d
Signed-off-by: Edward O'Callaghan <eocallaghan at alterapraxis.com>
---
src/superio/winbond/Kconfig | 21 +++++++++
src/superio/winbond/Makefile.inc | 3 ++
src/superio/winbond/common/early_serial.c | 72 +++++++++++++++++++++++++++++++
src/superio/winbond/common/winbound.h | 29 +++++++++++++
4 files changed, 125 insertions(+)
diff --git a/src/superio/winbond/Kconfig b/src/superio/winbond/Kconfig
index 364b57c..e193548 100644
--- a/src/superio/winbond/Kconfig
+++ b/src/superio/winbond/Kconfig
@@ -2,6 +2,7 @@
## This file is part of the coreboot project.
##
## Copyright (C) 2009 Ronald G. Minnich
+## Copyright (C) 2014 Edward O'Callaghan <eocallaghan at alterapraxis.com>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
@@ -17,19 +18,39 @@
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##
+# Generic Winbound romstage driver - Just enough UART initialisation code for
+# romstage.
+config SUPERIO_WINBOUND_COMMON_ROMSTAGE
+ bool
+
config SUPERIO_WINBOND_W83627DHG
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83627EHG
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83627HF
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83627THG
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83627UHG
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83697HF
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83977F
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
+
config SUPERIO_WINBOND_W83977TF
bool
+ select SUPERIO_WINBOUND_COMMON_ROMSTAGE
diff --git a/src/superio/winbond/Makefile.inc b/src/superio/winbond/Makefile.inc
index 9701baf..beb1b3b 100644
--- a/src/superio/winbond/Makefile.inc
+++ b/src/superio/winbond/Makefile.inc
@@ -17,6 +17,9 @@
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##
+## include generic winbound pre-ram stage driver
+romstage-$(CONFIG_SUPERIO_WINBOUND_COMMON_ROMSTAGE) += common/early_serial.c
+
subdirs-y += w83627dhg
subdirs-y += w83627ehg
subdirs-y += w83627hf
diff --git a/src/superio/winbond/common/early_serial.c b/src/superio/winbond/common/early_serial.c
new file mode 100644
index 0000000..a1390ac
--- /dev/null
+++ b/src/superio/winbond/common/early_serial.c
@@ -0,0 +1,72 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Edward O'Callaghan <eocallaghan at alterapraxis.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+/*
+ * A generic romstage (pre-ram) driver for Fintek variant Super I/O chips.
+ *
+ * The following is derived directly from the vendor Winbound's data-sheets:
+ *
+ * To toggle between `configuration mode` and `normal operation mode` as to
+ * manipulation the various LDN's in Fintek Super I/O's we are required to pass
+ * magic numbers `passwords keys`.
+ *
+ * WINBOUND_ENTRY_KEY := enable configuration : 0x87
+ * WINBOUND_EXIT_KEY := disable configuration : 0xAA
+ *
+ * To modify a LDN's configuration register, we use the index port to select
+ * the index of the LDN and then writing to the data port to alter the
+ * parameters. A default index, data port pair is 0x4E, 0x4F respectively, a
+ * user modified pair is 0x2E, 0x2F respectively.
+ *
+ */
+
+#include <arch/io.h>
+#include <device/pnp.h>
+#include <stdint.h>
+#include "winbound.h"
+
+#define WINBOUND_ENTRY_KEY 0x87
+#define WINBOUND_EXIT_KEY 0xAA
+
+/* Enable configuration: pass entry key '0x87' into index port dev. */
+static void pnp_enter_conf_state(device_t dev)
+{
+ u16 port = dev >> 8;
+ outb(WINBOUND_ENTRY_KEY, port);
+ outb(WINBOUND_ENTRY_KEY, port);
+}
+
+/* Disable configuration: pass exit key '0xAA' into index port dev. */
+static void pnp_exit_conf_state(device_t dev)
+{
+ u16 port = dev >> 8;
+ outb(WINBOUND_EXIT_KEY, port);
+}
+
+/* Bring up early serial debugging output before the RAM is initialized. */
+void winbound_enable_serial(device_t dev, u16 iobase)
+{
+ pnp_enter_conf_state(dev);
+ pnp_set_logical_device(dev);
+ pnp_set_enable(dev, 0);
+ pnp_set_iobase(dev, PNP_IDX_IO0, iobase);
+ pnp_set_enable(dev, 1);
+ pnp_exit_conf_state(dev);
+}
diff --git a/src/superio/winbond/common/winbound.h b/src/superio/winbond/common/winbound.h
new file mode 100644
index 0000000..71def7f
--- /dev/null
+++ b/src/superio/winbond/common/winbound.h
@@ -0,0 +1,29 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Edward O'Callaghan <eocallaghan at alterapraxis.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef SUPERIO_WINBOUND_COMMON_ROMSTAGE_H
+#define SUPERIO_WINBOUND_COMMON_ROMSTAGE_H
+
+#include <arch/io.h>
+#include <stdint.h>
+
+void winbound_enable_serial(device_t dev, u16 iobase);
+
+#endif /* SUPERIO_WINBOUND_COMMON_ROMSTAGE_H */
More information about the coreboot-gerrit
mailing list