[coreboot-gerrit] New patch to review for coreboot: b6fec72 mainboard 'spd_table.h': Add missing header guards

HAOUAS Elyes (ehaouas@noos.fr) gerrit at coreboot.org
Fri Aug 1 12:55:20 CEST 2014


HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6439

-gerrit

commit b6fec722bd26cbbd29e758c85329ccae501a1b6c
Author: Elyes HAOUAS <ehaouas at noos.fr>
Date:   Fri Aug 1 12:54:44 2014 +0200

    mainboard 'spd_table.h': Add missing header guards
    
    Change-Id: I791db00560a62d3b051fa0730aa0ab56fac29e4c
    Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
 src/mainboard/artecgroup/dbe61/spd_table.h | 5 +++++
 src/mainboard/rca/rm4100/spd_table.h       | 5 +++++
 src/mainboard/thomson/ip1000/spd_table.h   | 5 +++++
 3 files changed, 15 insertions(+)

diff --git a/src/mainboard/artecgroup/dbe61/spd_table.h b/src/mainboard/artecgroup/dbe61/spd_table.h
index 3d45b6f..f135a24 100644
--- a/src/mainboard/artecgroup/dbe61/spd_table.h
+++ b/src/mainboard/artecgroup/dbe61/spd_table.h
@@ -18,6 +18,9 @@
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  */
 
+#ifndef SPD_TABLE_H
+#define SPD_TABLE_H
+
 #include <spd.h>
 
 struct spd_entry {
@@ -51,3 +54,5 @@ const struct spd_entry spd_table [] =
 {SPD_tRC,                             0x37}, /* SDRAM Device Minimum Active to Active/Auto Refresh Time (tRC) */
 {SPD_tRFC,                            0x46}  /* SDRAM Device Minimum Auto Refresh to Active/Auto Refresh (tRFC) */
 };
+
+#endif /* SPD_TABLE_H */
diff --git a/src/mainboard/rca/rm4100/spd_table.h b/src/mainboard/rca/rm4100/spd_table.h
index 050bf72..c34aa42 100644
--- a/src/mainboard/rca/rm4100/spd_table.h
+++ b/src/mainboard/rca/rm4100/spd_table.h
@@ -18,6 +18,9 @@
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  */
 
+#ifndef SPD_TABLE_H
+#define SPD_TABLE_H
+
 #include <spd.h>
 
 struct spd_entry {
@@ -38,3 +41,5 @@ const struct spd_entry spd_table [] = {
 	{SPD_ACCESS_TIME_FROM_CLOCK,          0x54}, /* SDRAM access time from clock (highest CAS latency), CAS access time (Tac, tCAC) */
 	{SPD_DENSITY_OF_EACH_ROW_ON_MODULE,   0x20}, /* Density of each row on module */
 };
+
+#endif /* SPD_TABLE_H */
diff --git a/src/mainboard/thomson/ip1000/spd_table.h b/src/mainboard/thomson/ip1000/spd_table.h
index a92a6cb..d5f91f0 100644
--- a/src/mainboard/thomson/ip1000/spd_table.h
+++ b/src/mainboard/thomson/ip1000/spd_table.h
@@ -18,6 +18,9 @@
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  */
 
+#ifndef SPD_TABLE_H
+#define SPD_TABLE_H
+
 #include <spd.h>
 
 #if CONFIG_ONBOARD_MEMORY_64MB
@@ -48,3 +51,5 @@ const struct spd_entry spd_table [] = {
 	{SPD_ACCESS_TIME_FROM_CLOCK,          0x54}, /* SDRAM access time from clock (highest CAS latency), CAS access time (Tac, tCAC) */
 	{SPD_DENSITY_OF_EACH_ROW_ON_MODULE,   DENSITY}, /* Density of each row on module */
 };
+
+#endif /* SPD_TABLE_H */



More information about the coreboot-gerrit mailing list