[coreboot-gerrit] Patch merged into coreboot/master: b0fe6af baytrail: fix tsc rate

gerrit at coreboot.org gerrit at coreboot.org
Sun Feb 16 20:37:11 CET 2014


the following patch was just integrated into master:
commit b0fe6af46c12e516bc2a7088e3ca9979243dc274
Author: Aaron Durbin <adurbin at chromium.org>
Date:   Fri Oct 11 00:44:06 2013 -0500

    baytrail: fix tsc rate
    
    Despite some references to a fixed bclk in some of the
    docs the bclk is variable per sku. Therefore, perform
    the calculation according to the BSEL_CR_OVERCLOCK_CONTROL
    msr which provides the bclk for the cpu cores in Bay Trail.
    
    BUG=chrome-os-partner:23166
    BRANCH=None
    TEST=Built and booted B3. correctly says: clocks_per_usec: 2133
    
    Change-Id: I55da45d42e7672fdb3b821c8aed7340a6f73dd08
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
    Reviewed-on: https://chromium-review.googlesource.com/172771
    Reviewed-by: Shawn Nematbakhsh <shawnn at chromium.org>


See http://review.coreboot.org/4883 for details.

-gerrit



More information about the coreboot-gerrit mailing list