[coreboot-gerrit] New patch to review for coreboot: 1742f18 fsp_baytrail: Add the default FSP location
Martin Roth (gaumless@gmail.com)
gerrit at coreboot.org
Thu Jun 12 20:40:29 CEST 2014
Martin Roth (gaumless at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5985
-gerrit
commit 1742f184cff4f254e537aa027cab39540b4003ed
Author: Martin Roth <martin.roth at se-eng.com>
Date: Thu Jun 12 12:31:59 2014 -0600
fsp_baytrail: Add the default FSP location
The default FSP location needs to be in the chipset, not the mainboard.
This was removed from the Bayley Bay mainboard in another patch.
Change-Id: Ia26ed34e1401cbd2303166628e7a4e357d79c874
Signed-off-by: Martin Roth <martin.roth at se-eng.com>
---
src/soc/intel/fsp_baytrail/fsp/Kconfig | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/src/soc/intel/fsp_baytrail/fsp/Kconfig b/src/soc/intel/fsp_baytrail/fsp/Kconfig
index 5df6374..0e4b3b3 100644
--- a/src/soc/intel/fsp_baytrail/fsp/Kconfig
+++ b/src/soc/intel/fsp_baytrail/fsp/Kconfig
@@ -29,3 +29,13 @@ config FSP_FILE
help
The path and filename of the Intel FSP binary for this platform.
+config FSP_LOC
+ hex "Intel FSP Binary location in CBFS"
+ default 0xfffc0000
+ help
+ The location in CBFS that the FSP is located. This must match the
+ value that is set in the FSP binary. If the FSP needs to be moved,
+ rebase the FSP with the Intel's BCT (tool).
+
+ The Bay Trail FSP is built with a preferred base address of
+ 0xFFFC0000
More information about the coreboot-gerrit
mailing list