[coreboot-gerrit] New patch to review for coreboot: 90743f4 mainboard/jetway/nf81-t56ln: Fixup GPIO's

Edward O'Callaghan (eocallaghan@alterapraxis.com) gerrit at coreboot.org
Wed Mar 12 17:17:32 CET 2014


Edward O'Callaghan (eocallaghan at alterapraxis.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/5382

-gerrit

commit 90743f4216832caee91061c5df7033652577f115
Author: Edward O'Callaghan <eocallaghan at alterapraxis.com>
Date:   Thu Mar 13 03:15:06 2014 +1100

    mainboard/jetway/nf81-t56ln: Fixup GPIO's
    
    WIP..
    
    Change-Id: Ib5ad46b887f3a6604e4e656e723731bb4ff52528
    Signed-off-by: Edward O'Callaghan <eocallaghan at alterapraxis.com>
---
 src/mainboard/jetway/nf81-t56n-lf/devicetree.cb | 15 +++++++++++++--
 src/superio/fintek/f71869ad/superio.c           |  2 +-
 2 files changed, 14 insertions(+), 3 deletions(-)

diff --git a/src/mainboard/jetway/nf81-t56n-lf/devicetree.cb b/src/mainboard/jetway/nf81-t56n-lf/devicetree.cb
index 99b2266..057628c 100644
--- a/src/mainboard/jetway/nf81-t56n-lf/devicetree.cb
+++ b/src/mainboard/jetway/nf81-t56n-lf/devicetree.cb
@@ -80,7 +80,7 @@ chip northbridge/amd/agesa/family14/root_complex
 							drq 0x74 = 3
 						end
 						device pnp 2e.04 on			# Hardware Monitor
-							io 0x60 = 0x295
+							io 0x60 = 0x225 # datasheet says 0x295.
 							irq 0x70 = 0
 						end
 						device pnp 2e.05 on # KBC
@@ -88,7 +88,18 @@ chip northbridge/amd/agesa/family14/root_complex
 							irq 0x70 = 1 # Keyboard IRQ
 							irq 0x72 = 12 # Mouse IRQ
 						end
-						device pnp 2e.06 off end	# GPIO
+						device pnp 2e.06 on			# GPIO Configuration
+							io 0x30 = 0x01
+							io 0x60 = 0x0a
+							irq 0x70 = 0
+							io 0xe0 = 0x20
+							io 0xe1 = 0xdf
+							io 0xd2 = 0xa7
+							io 0xc0 = 0xff
+							io 0xc1 = 0x00
+							io 0xc2 = 0x00
+							io 0xb2 = 0x73
+                        end
 # TODO: Verify BSEL register content with vendor BIOS using
 # $ sudo isadump 0x4e 0x4f 0x7
 # which select logical device (LDN) 7. Then read that we have in 0x27, bit1
diff --git a/src/superio/fintek/f71869ad/superio.c b/src/superio/fintek/f71869ad/superio.c
index 11ad6f8..bfc7449 100644
--- a/src/superio/fintek/f71869ad/superio.c
+++ b/src/superio/fintek/f71869ad/superio.c
@@ -111,7 +111,7 @@ static struct pnp_info pnp_dev_info[] = {
 	{ &ops, F71869AD_PP,   PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x07f8, 0}, },
 	{ &ops, F71869AD_HWM,  PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
 	{ &ops, F71869AD_KBC,  PNP_IO0 | PNP_IRQ0 | PNP_IRQ1, {0x07ff, 0}, },
-	{ &ops, F71869AD_GPIO, },
+	{ &ops, F71869AD_GPIO,  PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
 	{ &ops, F71869AD_BSEL,  PNP_IO0, {0x07f8, 0}, },
 	{ &ops, F71869AD_PME, },
 };



More information about the coreboot-gerrit mailing list