[coreboot-gerrit] Patch set updated for coreboot: b65a862 cbfstool: Add AARCH64 reloc types to elf.h

Furquan Shaikh (furquan@google.com) gerrit at coreboot.org
Tue Sep 23 21:47:26 CEST 2014


Furquan Shaikh (furquan at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/6955

-gerrit

commit b65a862b6542ded76284ee47fc781c8c6efa9193
Author: Furquan Shaikh <furquan at google.com>
Date:   Tue Aug 26 15:17:35 2014 -0700

    cbfstool: Add AARCH64 reloc types to elf.h
    
    Change-Id: Ifd4726491e01c3acebd3dfc326c1be994b0aefb8
    Signed-off-by: Furquan Shaikh <furquan at google.com>
    Reviewed-on: https://chromium-review.googlesource.com/214328
    Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Tested-by: Furquan Shaikh <furquan at chromium.org>
    Commit-Queue: Aaron Durbin <adurbin at chromium.org>
---
 util/cbfstool/elf.h | 53 +++++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 53 insertions(+)

diff --git a/util/cbfstool/elf.h b/util/cbfstool/elf.h
index 9ec8c16..0795815 100644
--- a/util/cbfstool/elf.h
+++ b/util/cbfstool/elf.h
@@ -2252,6 +2252,59 @@ typedef Elf32_Addr Elf32_Conflict;
 /* Keep this the last entry.  */
 #define R_ARM_NUM		256
 
+/* AARCH64 Relocs */
+#define R_AARCH64_ABS64			257
+#define R_AARCH64_ABS32			258
+#define R_AARCH64_ABS16			259
+#define R_AARCH64_PREL64		260
+#define R_AARCH64_PREL32		261
+#define R_AARCH64_PREL16		262
+#define R_AARCH64_MOVW_UABS_G0		263
+#define R_AARCH64_MOVW_UABS_G0_NC	264
+#define R_AARCH64_MOVW_UABS_G1		265
+#define R_AARCH64_MOVW_UABS_G1_NC	266
+#define R_AARCH64_MOVW_UABS_G2		267
+#define R_AARCH64_MOVW_UABS_G2_NC	268
+#define R_AARCH64_MOVW_UABS_G3		269
+#define R_AARCH64_MOVW_SABS_G0		270
+#define R_AARCH64_MOVW_SABS_G1		271
+#define R_AARCH64_MOVW_SABS_G2		272
+#define R_AARCH64_LD_PREL_LO19		273
+#define R_AARCH64_ADR_PREL_LO21		274
+#define R_AARCH64_ADR_PREL_PG_HI21	275
+#define R_AARCH64_ADR_PREL_PG_HI21_NC	276
+#define R_AARCH64_ADD_ABS_LO12_NC	277
+#define R_AARCH64_LDST8_ABS_LO12_NC	278
+#define R_AARCH64_TSTBR14		279
+#define R_AARCH64_CONDBR19		280
+#define R_AARCH64_JUMP26		282
+#define R_AARCH64_CALL26		283
+#define R_AARCH64_LDST16_ABS_LO12_NC	284
+#define R_AARCH64_LDST32_ABS_LO12_NC	285
+#define R_AARCH64_LDST64_ABS_LO12_NC	286
+#define R_AARCH64_MOVW_PREL_G0		287
+#define R_AARCH64_MOVW_PREL_G0_NC	288
+#define R_AARCH64_MOVW_PREL_G1		289
+#define R_AARCH64_MOVW_PREL_G1_NC	290
+#define R_AARCH64_MOVW_PREL_G2		291
+#define R_AARCH64_MOVW_PREL_G2_NC	292
+#define R_AARCH64_MOVW_PREL_G3		293
+#define R_AARCH64_LDST128_ABS_LO12_NC	299
+#define R_AARCH64_MOVW_GOTOFF_G0	300
+#define R_AARCH64_MOVW_GOTOFF_G0_NC	301
+#define R_AARCH64_MOVW_GOTOFF_G1	302
+#define R_AARCH64_MOVW_GOTOFF_G1_NC	303
+#define R_AARCH64_MOVW_GOTOFF_G2	304
+#define R_AARCH64_MOVW_GOTOFF_G2_NC	305
+#define R_AARCH64_MOVW_GOTOFF_G3	306
+#define R_AARCH64_GOTREL64		307
+#define R_AARCH64_GOTREL32		308
+#define R_AARCH64_GOT_LD_PREL19		309
+#define R_AARCH64_LD64_GOTOFF_LO15	310
+#define R_AARCH64_ADR_GOT_PAGE		311
+#define R_AARCH64_LD64_GOT_LO12_NC	312
+#define R_AARCH64_LD64_GOTPAGE_LO15	313
+
 /* IA-64 specific declarations.  */
 
 /* Processor specific flags for the Ehdr e_flags field.  */



More information about the coreboot-gerrit mailing list