[coreboot-gerrit] New patch to review for coreboot: 45fda7a southbridge/ibexpeak: use new ssdt sata disk generator
Alexander Couzens (lynxis@fe80.eu)
gerrit at coreboot.org
Thu Apr 16 03:09:43 CEST 2015
Alexander Couzens (lynxis at fe80.eu) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/9710
-gerrit
commit 45fda7aa4b781e9aae50f0bcd415c8fe75b17d2c
Author: Alexander Couzens <lynxis at fe80.eu>
Date: Thu Apr 16 02:23:00 2015 +0200
southbridge/ibexpeak: use new ssdt sata disk generator
Change-Id: Id3eca5551a070dfdd6fa674e1d5b6627e28ab5a7
Signed-off-by: Alexander Couzens <lynxis at fe80.eu>
---
src/southbridge/intel/ibexpeak/Makefile.inc | 1 +
src/southbridge/intel/ibexpeak/sata.c | 7 +++++++
2 files changed, 8 insertions(+)
diff --git a/src/southbridge/intel/ibexpeak/Makefile.inc b/src/southbridge/intel/ibexpeak/Makefile.inc
index 393655d..09b8830 100644
--- a/src/southbridge/intel/ibexpeak/Makefile.inc
+++ b/src/southbridge/intel/ibexpeak/Makefile.inc
@@ -28,6 +28,7 @@ ramstage-y += lpc.c
ramstage-y += ../bd82x6x/pci.c
ramstage-y += ../bd82x6x/pcie.c
ramstage-y += sata.c
+ramstage-y += ../common/sata.c
ramstage-y += usb_ehci.c
ramstage-y += me.c
ramstage-y += ../bd82x6x/me_8.x.c
diff --git a/src/southbridge/intel/ibexpeak/sata.c b/src/southbridge/intel/ibexpeak/sata.c
index 3b79838..543d08a 100644
--- a/src/southbridge/intel/ibexpeak/sata.c
+++ b/src/southbridge/intel/ibexpeak/sata.c
@@ -26,6 +26,7 @@
#include <device/pci_ids.h>
#include "pch.h"
#include <pc80/mc146818rtc.h>
+#include <southbridge/intel/common/sata.h>
typedef struct southbridge_intel_ibexpeak_config config_t;
@@ -249,6 +250,11 @@ static void sata_set_subsystem(device_t dev, unsigned vendor, unsigned device)
}
}
+static void sata_fill_ssdt(device_t dev) {
+ config_t *config = dev->chip_info;
+ intel_generate_sata_ssdt_ports("\\_SB_.PCI0.SATA", config->sata_port_map);
+}
+
static struct pci_operations sata_pci_ops = {
.set_subsystem = sata_set_subsystem,
};
@@ -259,6 +265,7 @@ static struct device_operations sata_ops = {
.enable_resources = pci_dev_enable_resources,
.init = sata_init,
.enable = sata_enable,
+ .acpi_fill_ssdt_generator = sata_fill_ssdt,
.scan_bus = 0,
.ops_pci = &sata_pci_ops,
};
More information about the coreboot-gerrit
mailing list