[coreboot-gerrit] Patch set updated for coreboot: pcengines/apu1: Add CMOS/NVRAM support
Maxime de Roucy (maxime.deroucy@gmail.com)
gerrit at coreboot.org
Sun Sep 27 18:39:01 CET 2015
Maxime de Roucy (maxime.deroucy at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/11730
-gerrit
commit 989192df637b107c2f9e0e40fcf159acdaaad272
Author: Maxime de Roucy <maxime.deroucy at gmail.com>
Date: Sun Sep 27 15:45:35 2015 +0200
pcengines/apu1: Add CMOS/NVRAM support
Inspired by the Sage code provided here :
http://www.pcengines.ch/howto.php#CoreBoot
Change-Id: I4864923166efb200882d895c572d1ee060c71951
Signed-off-by: Maxime de Roucy <maxime.deroucy at gmail.com>
---
src/mainboard/pcengines/apu1/Kconfig | 2 +
src/mainboard/pcengines/apu1/cmos.default | 16 +++++++
src/mainboard/pcengines/apu1/cmos.layout | 77 +++++++++++++++++++++++++++++++
3 files changed, 95 insertions(+)
diff --git a/src/mainboard/pcengines/apu1/Kconfig b/src/mainboard/pcengines/apu1/Kconfig
index b1b19c9..7ea1821 100644
--- a/src/mainboard/pcengines/apu1/Kconfig
+++ b/src/mainboard/pcengines/apu1/Kconfig
@@ -30,6 +30,8 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_MP_TABLE
select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
+ select HAVE_OPTION_TABLE
+ select HAVE_CMOS_DEFAULT
select BOARD_ROMSIZE_KB_2048
select SPD_CACHE
diff --git a/src/mainboard/pcengines/apu1/cmos.default b/src/mainboard/pcengines/apu1/cmos.default
new file mode 100644
index 0000000..8022b63
--- /dev/null
+++ b/src/mainboard/pcengines/apu1/cmos.default
@@ -0,0 +1,16 @@
+boot_option=Fallback
+last_boot=Fallback
+ECC_memory=Disable
+baud_rate=115200
+hw_scrubber=Disable
+interleave_chip_selects=Disable
+max_mem_clock=DDR3-1066
+multi_core=Enable
+power_on_after_fail=Disable
+debug_level=Emerg
+boot_first=Network
+boot_second=Network
+boot_third=Network
+slow_cpu=off
+nmi=Disable
+iommu=Disable
diff --git a/src/mainboard/pcengines/apu1/cmos.layout b/src/mainboard/pcengines/apu1/cmos.layout
new file mode 100644
index 0000000..885bc63
--- /dev/null
+++ b/src/mainboard/pcengines/apu1/cmos.layout
@@ -0,0 +1,77 @@
+entries
+
+0 384 r 0 reserved_memory
+384 1 e 4 boot_option
+385 1 e 4 last_boot
+386 1 e 1 ECC_memory
+388 4 r 0 reboot_bits
+392 3 e 5 baud_rate
+395 1 e 1 hw_scrubber
+396 1 e 1 interleave_chip_selects
+397 2 e 8 max_mem_clock
+399 1 e 2 multi_core
+400 1 e 1 power_on_after_fail
+412 4 e 6 debug_level
+416 4 e 7 boot_first
+420 4 e 7 boot_second
+424 4 e 7 boot_third
+428 4 h 0 boot_index
+432 8 h 0 boot_countdown
+440 4 e 9 slow_cpu
+444 1 e 1 nmi
+445 1 e 1 iommu
+728 256 h 0 user_data
+984 16 h 0 check_sum
+# Reserve the extended AMD configuration registers
+1000 24 r 0 amd_reserved
+
+
+
+enumerations
+
+#ID value text
+1 0 Disable
+1 1 Enable
+2 0 Enable
+2 1 Disable
+4 0 Fallback
+4 1 Normal
+5 0 115200
+5 1 57600
+5 2 38400
+5 3 19200
+5 4 9600
+5 5 4800
+5 6 2400
+5 7 1200
+6 0 Emerg
+6 1 Alert
+6 2 Crit
+6 3 Err
+6 4 Warning
+6 5 Notice
+6 6 Info
+6 7 Debug
+6 8 Spew
+7 0 Network
+7 1 HDD
+7 2 Floppy
+7 8 Fallback_Network
+7 9 Fallback_HDD
+7 10 Fallback_Floppy
+8 0 DDR3-1600
+8 1 DDR3-1333
+8 2 DDR3-1066
+8 3 DDR3-800
+9 0 off
+9 1 87.5%
+9 2 75.0%
+9 3 62.5%
+9 4 50.0%
+9 5 37.5%
+9 6 25.0%
+9 7 12.5%
+
+checksums
+
+checksum 392 983 984
More information about the coreboot-gerrit
mailing list