[coreboot-gerrit] Patch set updated for coreboot: soc/braswell: Add CPUID for D0 stepping

Hannah Williams (hannah.williams@intel.com) gerrit at coreboot.org
Thu Jan 14 06:39:55 CET 2016


Hannah Williams (hannah.williams at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/12727

-gerrit

commit 0be43ac85bfc4ae55982610cc486bc420e847a4e
Author: Divya Sasidharan <divya.s.sasidharan at intel.com>
Date:   Sun Oct 11 11:22:21 2015 -0700

    soc/braswell: Add CPUID for D0 stepping
    
    Original-Reviewed-on: https://chromium-review.googlesource.com/309122
    Original-Reviewed-by: Duncan Laurie <dlaurie at chromium.org>
    Original-Tested-by: Hannah Williams <hannah.williams at intel.com>
    
    Change-Id: Ia24dbeb6b23ccbbb380843a4684def578cde168a
    Signed-off-by: Divya Sasidharan <divya.s.sasidharan at intel.com>
---
 src/soc/intel/braswell/cpu.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/soc/intel/braswell/cpu.c b/src/soc/intel/braswell/cpu.c
index 04c8384..feb9d9b 100644
--- a/src/soc/intel/braswell/cpu.c
+++ b/src/soc/intel/braswell/cpu.c
@@ -149,6 +149,7 @@ static struct device_operations cpu_dev_ops = {
 };
 
 static struct cpu_device_id cpu_table[] = {
+	{ X86_VENDOR_INTEL, 0x406C4 },
 	{ X86_VENDOR_INTEL, 0x406C3 },
 	{ X86_VENDOR_INTEL, 0x406C2 },
 	{ 0, 0 },



More information about the coreboot-gerrit mailing list