[coreboot-gerrit] New patch to review for coreboot: google/oak: Add support for verstage
Patrick Georgi (pgeorgi@google.com)
gerrit at coreboot.org
Tue Jan 19 19:49:32 CET 2016
Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/13052
-gerrit
commit d560771f0f1bcbd0d8633e31c4ea5763fbb0a672
Author: Itamar <itamar.gold at mediatek.com>
Date: Fri Jul 31 17:10:46 2015 +0800
google/oak: Add support for verstage
Add support for verstage
[pg: split original commit into multiple commits]
Change-Id: I8c9fe02f26bf8fa8381a7502a778bed300684986
Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
Original-Commit-Id: 2827aa08ff8712c0245a22378f3ddb0ca054255d
Original-Change-Id: I94a9ee2c00e25a37a92133f813d0cd11a3503656
Original-Signed-off-by: Yidi Lin <yidi.lin at mediatek.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/292662
Original-Reviewed-by: Julius Werner <jwerner at chromium.org>
---
src/mainboard/google/oak/Kconfig | 10 ++++++++++
src/mainboard/google/oak/Makefile.inc | 3 +++
2 files changed, 13 insertions(+)
diff --git a/src/mainboard/google/oak/Kconfig b/src/mainboard/google/oak/Kconfig
index 82e83e7..2e311a7 100644
--- a/src/mainboard/google/oak/Kconfig
+++ b/src/mainboard/google/oak/Kconfig
@@ -24,10 +24,12 @@ config BOARD_SPECIFIC_OPTIONS
select EC_GOOGLE_CHROMEEC_SPI
select MAINBOARD_HAS_NATIVE_VGA_INIT
select MAINBOARD_DO_NATIVE_VGA_INIT
+ select MAINBOARD_HAS_CHROMEOS
config CHROMEOS
select CHROMEOS_VBNV_EC
select EC_SOFTWARE_SYNC
+ select VBOOT2_MOCK_SECDATA
select VIRTUAL_DEV_SWITCH
config MAINBOARD_DIR
@@ -46,4 +48,12 @@ config EC_GOOGLE_CHROMEEC_SPI_BUS
hex
default 0
+config DRIVER_TPM_I2C_BUS
+ hex
+ default 0x2
+
+config DRIVER_TPM_I2C_ADDR
+ hex
+ default 0x20
+
endif # BOARD_GOOGLE_OAK
diff --git a/src/mainboard/google/oak/Makefile.inc b/src/mainboard/google/oak/Makefile.inc
index f2e1a1a..c7f0401 100644
--- a/src/mainboard/google/oak/Makefile.inc
+++ b/src/mainboard/google/oak/Makefile.inc
@@ -18,6 +18,9 @@ bootblock-y += memlayout.ld
bootblock-y += chromeos.c
bootblock-y += boardid.c
+verstage-y += chromeos.c
+verstage-y += memlayout.ld
+
romstage-y += chromeos.c
romstage-y += romstage.c
romstage-y += memlayout.ld
More information about the coreboot-gerrit
mailing list