[coreboot-gerrit] New patch to review for coreboot: mainboard/lenovo/x60: Add TPM 1.2 mainboard support
Denis Carikli (GNUtoo@no-log.org)
gerrit at coreboot.org
Sun Jan 24 18:55:30 CET 2016
Denis Carikli (GNUtoo at no-log.org) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/13410
-gerrit
commit e9c92d361d2ac91eeee3c96d32bad7f9b5adc723
Author: Denis 'GNUtoo' Carikli <GNUtoo at no-log.org>
Date: Sat Jan 23 05:46:51 2016 +0100
mainboard/lenovo/x60: Add TPM 1.2 mainboard support
This was adapted from the following commit:
3d02b9c mainboard/lenovo/{t430s,t420s,t520,t530,x220}: Add TPM 1.2 mainboard support
Change-Id: I6e65b37507c111af1c0c56822327d5497f58f085
Signed-off-by: Denis 'GNUtoo' Carikli <GNUtoo at no-log.org>
---
src/mainboard/lenovo/x60/Kconfig | 1 +
src/mainboard/lenovo/x60/devicetree.cb | 5 +++++
src/mainboard/lenovo/x60/dsdt.asl | 8 ++++++++
3 files changed, 14 insertions(+)
diff --git a/src/mainboard/lenovo/x60/Kconfig b/src/mainboard/lenovo/x60/Kconfig
index ab4b58e..68346da 100644
--- a/src/mainboard/lenovo/x60/Kconfig
+++ b/src/mainboard/lenovo/x60/Kconfig
@@ -28,6 +28,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select H8_DOCK_EARLY_INIT
select DRIVERS_LENOVO_WACOM
select INTEL_EDID
+ select MAINBOARD_HAS_LPC_TPM
config MAINBOARD_DIR
string
diff --git a/src/mainboard/lenovo/x60/devicetree.cb b/src/mainboard/lenovo/x60/devicetree.cb
index 7261be1..87a32f2 100644
--- a/src/mainboard/lenovo/x60/devicetree.cb
+++ b/src/mainboard/lenovo/x60/devicetree.cb
@@ -98,6 +98,11 @@ chip northbridge/intel/i945
register "backlight_enable" = "0x01"
register "dock_event_enable" = "0x01"
end
+
+ chip drivers/pc80/tpm
+ device pnp 0c31.0 on end
+ end
+
chip ec/lenovo/h8
device pnp ff.2 on # dummy
io 0x60 = 0x62
diff --git a/src/mainboard/lenovo/x60/dsdt.asl b/src/mainboard/lenovo/x60/dsdt.asl
index e2292ff..b6754c9 100644
--- a/src/mainboard/lenovo/x60/dsdt.asl
+++ b/src/mainboard/lenovo/x60/dsdt.asl
@@ -53,6 +53,14 @@ DefinitionBlock(
}
}
+ /*
+ * LPC Trusted Platform Module
+ */
+ Scope (\_SB.PCI0.LPCB)
+ {
+ #include <drivers/pc80/tpm/acpi/tpm.asl>
+ }
+
/* Chipset specific sleep states */
#include <southbridge/intel/i82801gx/acpi/sleepstates.asl>
More information about the coreboot-gerrit
mailing list