[coreboot-gerrit] Patch set updated for coreboot: google/gru: set W2W_DIFFCS_DLY to 5

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Tue Oct 4 21:41:24 CEST 2016


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16721

-gerrit

commit 5e866271c1b3a17af6cea1c36a482a8bdfa3b40a
Author: Lin Huang <hl at rock-chips.com>
Date:   Wed Sep 21 17:05:43 2016 +0800

    google/gru: set W2W_DIFFCS_DLY to 5
    
    It will enable PHY_PER_CS_TRAINING when DDR  DDR frequency >= 666.
    For per cs training, the controller should consider the PHY delay
    line switch time,there should be more cycles to switch delay line.
    So need  increase W2W_DIFFCS_DLY_ value from 0x1 to 0x5.
    
    BRANCH=none
    BUG=chrome-os-partner:56940
    TEST=do memtester on kevin board, and pass
    
    Change-Id: I00df2d4724b0b77f3e7565809fb35bbd2ff01ea5
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: c135ea3e33d810ed322d947eb8d512d1ac119cfc
    Original-Change-Id: I81b99cbc085769b7028e770509d79bd8d550820b
    Original-Signed-off-by: Lin Huang <hl at rock-chips.com>
    Original-Reviewed-on: https://chromium-review.googlesource.com/387506
    Original-Reviewed-by: Douglas Anderson <dianders at chromium.org>
    Original-Reviewed-by: Derek Basehore <dbasehore at chromium.org>
    Original-Reviewed-by: Julius Werner <jwerner at chromium.org>
---
 src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-200.c | 4 ++--
 src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-666.c | 4 ++--
 src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c | 4 ++--
 src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-933.c | 6 +++---
 4 files changed, 9 insertions(+), 9 deletions(-)

diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-200.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-200.c
index c877158..5330141 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-200.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-200.c
@@ -279,8 +279,8 @@ struct rk3399_sdram_params params = {
 			0x05050502,	/* DENALI_CTL_215_DATA */
 			0x02080808,	/* DENALI_CTL_216_DATA */
 			0x02050202,	/* DENALI_CTL_217_DATA */
-			0x02010202,	/* DENALI_CTL_218_DATA */
-			0x00010202,	/* DENALI_CTL_219_DATA */
+			0x02050202,	/* DENALI_CTL_218_DATA */
+			0x00050202,	/* DENALI_CTL_219_DATA */
 			0x00020202,	/* DENALI_CTL_220_DATA */
 			0x02010200,	/* DENALI_CTL_221_DATA */
 			0x00010201,	/* DENALI_CTL_222_DATA */
diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-666.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-666.c
index 591924d..4b73cb0 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-666.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-666.c
@@ -279,8 +279,8 @@ struct rk3399_sdram_params params = {
 			0x08080803,	/* DENALI_CTL_215_DATA */
 			0x08080808,	/* DENALI_CTL_216_DATA */
 			0x02050203,	/* DENALI_CTL_217_DATA */
-			0x02010303,	/* DENALI_CTL_218_DATA */
-			0x00010203,	/* DENALI_CTL_219_DATA */
+			0x02050303,	/* DENALI_CTL_218_DATA */
+			0x00050203,	/* DENALI_CTL_219_DATA */
 			0x00020202,	/* DENALI_CTL_220_DATA */
 			0x03020400,	/* DENALI_CTL_221_DATA */
 			0x00020401,	/* DENALI_CTL_222_DATA */
diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
index b738644..3056e55 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-800.c
@@ -279,8 +279,8 @@ struct rk3399_sdram_params params = {
 			0x0a0a0a03,	/* DENALI_CTL_215_DATA */
 			0x08080808,	/* DENALI_CTL_216_DATA */
 			0x02050103,	/* DENALI_CTL_217_DATA */
-			0x02010103,	/* DENALI_CTL_218_DATA */
-			0x00010103,	/* DENALI_CTL_219_DATA */
+			0x02050103,	/* DENALI_CTL_218_DATA */
+			0x00050103,	/* DENALI_CTL_219_DATA */
 			0x00020202,	/* DENALI_CTL_220_DATA */
 			0x03020500,	/* DENALI_CTL_221_DATA */
 			0x00020501,	/* DENALI_CTL_222_DATA */
diff --git a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-933.c b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-933.c
index 362489b..3947881 100644
--- a/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-933.c
+++ b/src/mainboard/google/gru/sdram_params/sdram-lpddr3-hynix-4GB-933.c
@@ -278,9 +278,9 @@ struct rk3399_sdram_params params = {
 			0x04040001,	/* DENALI_CTL_214_DATA */
 			0x0c0c0c04,	/* DENALI_CTL_215_DATA */
 			0x08080808,	/* DENALI_CTL_216_DATA */
-			0x02010103,	/* DENALI_CTL_217_DATA */
-			0x02010103,	/* DENALI_CTL_218_DATA */
-			0x00010103,	/* DENALI_CTL_219_DATA */
+			0x02050103,	/* DENALI_CTL_217_DATA */
+			0x02050103,	/* DENALI_CTL_218_DATA */
+			0x00050103,	/* DENALI_CTL_219_DATA */
 			0x00020202,	/* DENALI_CTL_220_DATA */
 			0x06030600,	/* DENALI_CTL_221_DATA */
 			0x00030603,	/* DENALI_CTL_222_DATA */



More information about the coreboot-gerrit mailing list