[coreboot-gerrit] New patch to review for coreboot: southbridge/amd/agesa/hudson: transition away from device_t

Antonello Dettori (dev@dettori.io) gerrit at coreboot.org
Fri Sep 2 09:18:48 CEST 2016


Antonello Dettori (dev at dettori.io) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16401

-gerrit

commit 6fdb034cbd8ee406d008c20ff25b705272000c11
Author: Antonello Dettori <dev at dettori.io>
Date:   Thu Sep 1 16:50:42 2016 +0200

    southbridge/amd/agesa/hudson: transition away from device_t
    
    Replace the use of the old device_t definition inside
    southbridge/amd/agesa/hudson.
    
    The patch has been tested both with the arch/io.h definition of device_t
    enabled and disabled in order to ensure compatibility while the
    transaction takes place.
    
    Change-Id: I39cd2afe5e2b6ee3963fd3e949eab1db9e986d71
    Signed-off-by: Antonello Dettori <dev at dettori.io>
---
 src/southbridge/amd/agesa/hudson/early_setup.c | 4 ++--
 src/southbridge/amd/agesa/hudson/hudson.h      | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/src/southbridge/amd/agesa/hudson/early_setup.c b/src/southbridge/amd/agesa/hudson/early_setup.c
index 57119f9..1cdaa05 100644
--- a/src/southbridge/amd/agesa/hudson/early_setup.c
+++ b/src/southbridge/amd/agesa/hudson/early_setup.c
@@ -28,7 +28,7 @@
 void hudson_pci_port80(void)
 {
 	u8 byte;
-	device_t dev;
+	pci_devfn_t dev;
 
 	/* P2P Bridge */
 	dev = PCI_DEV(0, 0x14, 4);
@@ -73,7 +73,7 @@ void hudson_pci_port80(void)
 void hudson_lpc_port80(void)
 {
 	u8 byte;
-	device_t dev;
+	pci_devfn_t dev;
 
 	/* Enable LPC controller */
 	outb(0xEC, 0xCD6);
diff --git a/src/southbridge/amd/agesa/hudson/hudson.h b/src/southbridge/amd/agesa/hudson/hudson.h
index 92058c6..d870845 100644
--- a/src/southbridge/amd/agesa/hudson/hudson.h
+++ b/src/southbridge/amd/agesa/hudson/hudson.h
@@ -70,7 +70,7 @@ u8 pm_read8(u8 reg);
 void pm_write16(u8 reg, u16 value);
 u16 pm_read16(u16 reg);
 
-#ifdef __PRE_RAM__
+#ifdef __SIMPLE_DEVICE__
 void hudson_lpc_port80(void);
 void hudson_pci_port80(void);
 void hudson_clk_output_48Mhz(void);



More information about the coreboot-gerrit mailing list