[coreboot-gerrit] New patch to review for coreboot: northbridge/intel/haswell: Add space around operators

HAOUAS Elyes (ehaouas@noos.fr) gerrit at coreboot.org
Sat Sep 17 20:38:26 CEST 2016


HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16628

-gerrit

commit 19250049a9349c29be6241f0473aec63b4e97204
Author: Elyes HAOUAS <ehaouas at noos.fr>
Date:   Sat Sep 17 20:32:07 2016 +0200

    northbridge/intel/haswell: Add space around operators
    
    Change-Id: I8fa1e39bfd950475e3b55d6debcbfd92615aa379
    Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
 src/northbridge/intel/haswell/acpi.c              | 2 +-
 src/northbridge/intel/haswell/acpi/hostbridge.asl | 2 +-
 src/northbridge/intel/haswell/gma.c               | 4 ++--
 3 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/northbridge/intel/haswell/acpi.c b/src/northbridge/intel/haswell/acpi.c
index f16be2c..3710104 100644
--- a/src/northbridge/intel/haswell/acpi.c
+++ b/src/northbridge/intel/haswell/acpi.c
@@ -39,7 +39,7 @@ unsigned long acpi_fill_mcfg(unsigned long current)
 	if (!dev)
 		return current;
 
-	pciexbar_reg=pci_read_config32(dev, PCIEXBAR);
+	pciexbar_reg = pci_read_config32(dev, PCIEXBAR);
 
 	// MMCFG not supported or not enabled.
 	if (!(pciexbar_reg & (1 << 0)))
diff --git a/src/northbridge/intel/haswell/acpi/hostbridge.asl b/src/northbridge/intel/haswell/acpi/hostbridge.asl
index e3c7d11..2565851 100644
--- a/src/northbridge/intel/haswell/acpi/hostbridge.asl
+++ b/src/northbridge/intel/haswell/acpi/hostbridge.asl
@@ -144,7 +144,7 @@ Device (MCHC)
 	}
 
 	/*
-	 * Search CPU0 _PSS looking for control=arg0 and then
+	 * Search CPU0 _PSS looking for control = arg0 and then
 	 * return previous P-state entry number for new _PPC
 	 *
 	 * Format of _PSS:
diff --git a/src/northbridge/intel/haswell/gma.c b/src/northbridge/intel/haswell/gma.c
index ea0bc54..1c7aff9 100644
--- a/src/northbridge/intel/haswell/gma.c
+++ b/src/northbridge/intel/haswell/gma.c
@@ -98,7 +98,7 @@ static const struct gt_reg haswell_gt_lock[] = {
 
 u32 map_oprom_vendev(u32 vendev)
 {
-	u32 new_vendev=vendev;
+	u32 new_vendev = vendev;
 
 	switch (vendev) {
 	case 0x80860402:		/* GT1 Desktop */
@@ -116,7 +116,7 @@ u32 map_oprom_vendev(u32 vendev)
 	case 0x8086042a:		/* GT3 Server */
 	case 0x80860a26:		/* GT3 ULT */
 
-		new_vendev=0x80860406;	/* GT1 Mobile */
+		new_vendev = 0x80860406;	/* GT1 Mobile */
 		break;
 	}
 



More information about the coreboot-gerrit mailing list