Question regarding instructions...

Nathanael Noblet nathanael at gnat.ca
Tue Dec 3 19:19:01 CET 2002


Hello again,
	So I ordered 6 of the flash chips and got a PLCC removal tool. I'm 
ready to start getting this working on my machine. I am still unclear 
as to the steps to proceed in order to do that. I have looked at the 
tiara source, there seems to be quite a bit there so that is promising. 
Where I become confused is where to put my code and such, how to break 
it up. Looking at making a Config file, it says to set the target (for 
example winfast) does that mean I need to make my own for arbor (maker 
of this SBC)? and then all the mainboard/model stuff as well. How do I 
know where everything is to go? Are there any docs relating to how to 
proceed to get all the devices setup and placement of files. There 
seems to be quite a few directories with nothing in them and that is 
confusing as well. I have the output of lspci -vvvv and the datasheet 
for the sis530 that is the chipset on this board. I don't see anything 
similar to the superio chips that seem to be related to the other sis 
boards etc...

So basically I'm wondering:

1) What are the basic things I need to implement / create to get 
linuxbios up and compiled etc..
2) Is there anything that better explains the directory/file structure 
of the source tree?
	a) if there isn't, then how can I determine what to put where?

I think that is it for now. Thanks for the help so far, this is 
exciting, I hope to be able to help the project out by getting 
LinuxBIOS on one more box, albeit a somewhat older one (but good for 
embedded development). :)

-- 
Nathanael Noblet
Gnat Solutions
4604 Monterey Ave NW
Calgary, AB
T3B 5K4

T/F 403.288.5360
C 403.809.5368

http://www.gnat.ca/




More information about the coreboot mailing list