cpu/p6/mtrr.c

SONE Takeshi ts1 at tsn.or.jp
Sat Oct 18 09:00:01 CEST 2003


Eric,

Is the below change intended?
EPIA has problem with current CVS (resets when setting var mtrr),
and it worked again when I reversed this change.
According to the Intel System Programming Manual for PIII,
bits 36-63 are reserved, and apparently C3 doesn't like it to be set.


black:~/src/freebios2/src/cpu/p6$ cvs diff -u -r1.4 -r1.5 mtrr.c
Index: mtrr.c
===================================================================
RCS file: /cvsroot/freebios/freebios2/src/cpu/p6/mtrr.c,v
retrieving revision 1.4
retrieving revision 1.5
diff -u -r1.4 -r1.5
--- mtrr.c      19 Jul 2003 04:28:21 -0000      1.4
+++ mtrr.c      11 Oct 2003 06:20:17 -0000      1.5
@@ -92,7 +92,7 @@
        base.lo  = basek << 10;
 
        if (sizek < 4*1024*1024) {
-               mask.hi = 0x0F;
+               mask.hi = 0x0FF;
                mask.lo = ~((sizek << 10) -1);
        }
        else {

-- 
Takeshi



More information about the coreboot mailing list