[LinuxBIOS] [linuxbios-checkins] r2232 breaks all opteron boards.

Stefan Reinauer stepan at coresystems.de
Mon Apr 3 22:48:59 CEST 2006


Yinghai,

your latest checkin breaks _all_ opteron boards.

in particular your "new reset functionality" - why exactly is that
needed?

Please go ahead and fix it. All opteron ports were compiling fine with
r2231.

compare 
  http://snapshots.linuxbios.org/stats/abuild-LinuxBIOSv2-2231.log
and
  http://snapshots.linuxbios.org/stats/abuild-LinuxBIOSv2-2232.log



Stefan

* svn at openbios.org <svn at openbios.org> [060403 22:38]:
> Author: yhlu
> Date: 2006-04-03 22:38:34 +0200 (Mon, 03 Apr 2006)
> New Revision: 2232
> 
> Added:
>    trunk/LinuxBIOSv2/src/cpu/amd/car/clear_init_ram.c
>    trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/coherent_ht_car.c
> Modified:
>    trunk/LinuxBIOSv2/src/arch/i386/include/arch/romcc_io.h
>    trunk/LinuxBIOSv2/src/config/Options.lb
>    trunk/LinuxBIOSv2/src/cpu/amd/car/cache_as_ram.inc
>    trunk/LinuxBIOSv2/src/cpu/amd/car/copy_and_run.c
>    trunk/LinuxBIOSv2/src/cpu/amd/car/disable_cache_as_ram.c
>    trunk/LinuxBIOSv2/src/cpu/amd/car/post_cache_as_ram.c
>    trunk/LinuxBIOSv2/src/cpu/amd/model_fxx/init_cpus.c
>    trunk/LinuxBIOSv2/src/cpu/x86/lapic/lapic_cpu_init.c
>    trunk/LinuxBIOSv2/src/devices/hypertransport.c
>    trunk/LinuxBIOSv2/src/include/cpu/x86/mem.h
>    trunk/LinuxBIOSv2/src/mainboard/agami/aruma/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/arima/hdama/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/broadcom/blast/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2850/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2850/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2875/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2875/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2880/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2880/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2881/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2881/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2882/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2882/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2885/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2885/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Options.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/get_bus_conf.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/resourcemap.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2892/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2892/Options.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2892/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2892/get_bus_conf.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/Options.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s4880/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s4880/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s4882/Config.lb
>    trunk/LinuxBIOSv2/src/mainboard/tyan/s4882/cache_as_ram_auto.c
>    trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/coherent_ht.c
>    trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/incoherent_ht.c
>    trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/raminit.c
>    trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/reset_test.c
>    trunk/LinuxBIOSv2/src/southbridge/amd/amd8111/Config.lb
>    trunk/LinuxBIOSv2/src/southbridge/amd/amd8111/amd8111_early_ctrl.c
>    trunk/LinuxBIOSv2/src/southbridge/amd/amd8111/amd8111_lpc.c
>    trunk/LinuxBIOSv2/src/southbridge/amd/amd8111/amd8111_reset.c
>    trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_early_setup.c
>    trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_early_setup_car.c
>    trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_enable_rom.c
>    trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_smbus.h
>    trunk/LinuxBIOSv2/targets/tyan/s2892/Config.lb
>    trunk/LinuxBIOSv2/targets/tyan/s2895/Config.lb
> Log:
> new cache_as_ram support 

-- 
coresystems GmbH · Brahmsstr. 16 · D-79104 Freiburg i. Br.
      Tel.: +49 761 7668825 · Fax: +49 761 7664613
Email: info at coresystems.de  · http://www.coresystems.de/




More information about the coreboot mailing list