[LinuxBIOS] linuxbios Digest, Vol 19, Issue 57
Philipp Degler
pdegler at rumms.uni-mannheim.de
Thu Sep 28 17:58:07 CEST 2006
Am Mittwoch, 27. September 2006 22:00 schrieben Sie:
> So magic is
> default K8_SB_HT_CHAIN_ON_BUS0=0
at the moment this default gets overritten in Config.lb with
options K8_SB_HT_CHAIN_ON_BUS0=1
this should be moved to Options.lb as a default, sorry for that.
>
> it will put SB chain on bus 0.
>
> Also need one extra entry in irq_table so your HTX card showed on lspci.
well actually we can access it with our kernel driver and it also shows up on
lspci?
>
> YH
>
> -----Original Message-----
> From: linuxbios-bounces at linuxbios.org
> [mailto:linuxbios-bounces at linuxbios.org] On Behalf Of Philipp Degler
> Sent: Wednesday, September 27, 2006 12:13 PM
> To: linuxbios at linuxbios.org
> Cc: Mondrian Nuessle
> Subject: Re: [LinuxBIOS] linuxbios Digest, Vol 19, Issue 57
>
> Hi
>
> after a few months of work we (my mentor Mondrian Nuessle and me)
> managed to get Iwill DK8HTX board running.
>
> Porting LinuxBIOS to "DK8HTX" was part of an academic project. Main
> goal was to get the htx socket running together with our htx fpga
> board:
> http://hypertransport.org/products/productdetail.cfm?RecordID=75
>
> Right now we have all on-board devices working. Even xorg shows up. Only
>
> exception is native vga-bios. It gets loaded but just a few lines of
> LB-boot
> are printed. Anyway at least our HTX adaptor card is working :)
>
> We also plan to contribute to the LB-Project by offering a walk
> through / tutorial that should explain step by step how to get LB
> running with DK8HTX.
>
> thx, for all your help! LinuxBIOS is great :).
>
> Phil
> -----------------------------------
> Computer Architecture Group
> University of Mannheim
>
> > YH,
> >
> > Thanks for the suggestion. I decreased LOG level to 8, and did not see
> > "IDE1 IDE0 PCI: 00:07.1 init" in the LOG. Then I hacked amd8111_ide.c
> > now I see "IDE1 IDE0 PCI: *01:04.3* init" in the log. And still the
>
> IDE
>
> > timeout happens in FILO... but this is not suprising since it looks
>
> like
>
> > the wrong PCI address is assigned to IDE(?) If so, do you know how to
> > correct this?
> >
> > Thanks,
> > Chris
> >
> > > Please decrease that LOG level to 8.
> > >
> > > And you should got
> > > PCI:00:07.1 init
> > > IDE1
> > > IDE0
> > >
> > > in your log output.
> > >
> > > If it still doesn't work, hardcode amd8111_ide.c to enable ide
>
> device
>
> > > directly.
> > >
> > > YH
> > >
> > > -----Original Message-----
> > > From: Chris Stillo [mailto:cstillo at comcast.net]
> > > Sent: Thursday, September 21, 2006 3:57 PM
> > > To: Lu, Yinghai
> > > Cc: linuxbios at linuxbios.org; Stefan Reinauer
> > > Subject: Re: [LinuxBIOS] DK8-HTX FILO IDE timeout
> > >
> > > I added these lines and recompiled, but it still does not work.
>
> Maybe
>
> > > there is still something else missing? I will re-check PCI
>
> configuration
>
> > > in MB's Config.lb, must still be an error in there...
> > >
> > >> Check serengeti_leopard or tyan/s2881 etc MB Config.lb to add two
> > >
> > > lines
> > >
> > >> to enable your IDE devices.
> > >>
> > >> YH
> > >>
> > >> -----Original Message-----
> > >> From: Chris Stillo [mailto:cstillo at comcast.net]
> > >> Sent: Thursday, September 21, 2006 3:24 PM
> > >> To: Lu, Yinghai
> > >> Cc: linuxbios at linuxbios.org; Stefan Reinauer
> > >> Subject: Re: [LinuxBIOS] DK8-HTX FILO IDE timeout
> > >>
> > >> No, those lines are not there in MB Config... I serach for 'ide0'
>
> and
>
> > >> find nothing... where exactly do they go in the file?
> > >>
> > >>> Please check if you have register "ide0_enable"="1" in MB
>
> Config.lb
>
> > >>> chip southbridge/amd/amd8111
> > >>> # this "device pci 0.0" is the parent the next
> > >
> > > one
> > >
> > >>> # PCI bridge
> > >>> device pci 0.0 on
> > >>> device pci 0.0 on end
> > >>> device pci 0.1 on end
> > >>> device pci 0.2 on end
> > >>> device pci 1.0 off end
> > >>> end
> > >>> .....
> > >>> register "ide0_enable"="1"
> > >>> register "ide1_enable"="1"
> > >>>
> > >>> ....
> > >>>
> > >>>
> > >>> YH
> > >>>
> > >>>
> > >>> -----Original Message-----
> > >>> From: Chris Stillo [mailto:cstillo at comcast.net]
> > >>> Sent: Thursday, September 21, 2006 3:13 PM
> > >>> To: Lu, Yinghai
> > >>> Cc: linuxbios at linuxbios.org; Stefan Reinauer
> > >>> Subject: Re: [LinuxBIOS] DK8-HTX FILO IDE timeout
> > >>>
> > >>> Hi YH,
> > >>>
> > >>> I checked MB Config.lb as you suggested. From lspci I know my IDE
> > >>> controller is here:
> > >>>
> > >>> 00:07.1 IDE interface: Advanced Micro Devices [AMD] AMD-8111 IDE
>
> (rev
>
> > >>> 03)
> > >>>
> > >>> Yet I do not see 00:07.1 mentioned in the MB Config.lb in the
> > >>> southbridge section. Maybe this is the issue... , maybe IDE is not
> > >>> configured since SATA would be mostly used? (My SATA drive is
> > >>> recognized, but has XP on it :| -- it is presenlty disconnected).
> > >>>
> > >>> I also included AMD 3111 chip.h below, which looks ok. I have not
> > >>> modified either file at all.
> > >>> If you see an error please let me know...
> > >>>
> > >>> Thanks,
> > >>> Chris
> > >>>
> > >>>> Check your MB Config.lb to see if amd8111 is under correct 0.18.0
> > >>>
> > >>> link.
> > >>>
> > >>>
> > >>>
> > >>>
> > >>>
> > >>>
> > >>>
> > >>> # config for Iwill/DK8HTX
> > >>> chip northbridge/amd/amdk8/root_complex
> > >>> device pci_domain 0 on
> > >>> chip northbridge/amd/amdk8
> > >>> device pci 18.0 on # LDT 0
> > >>> chip southbridge/amd/amd8131
> > >>> device pci 0.0 on end
> > >>> device pci 0.1 on end
> > >>> device pci 1.0 on end
> > >>> device pci 1.1 on end
> > >>> end
> > >>> chip southbridge/amd/amd8111
> > >>> # this "device pci 0.0" is the parent the next
> > >
> > > one
> > >
> > >>> # PCI bridge
> > >>> device pci 0.0 on
> > >>> device pci 0.0 on end
> > >>> device pci 0.1 on end
> > >>> device pci 0.2 on end
> > >>> device pci 1.0 off end
> > >>> end
>
> ------------------------------------------------------------------------
>
> > >>> -------------------------------
> > >>>
> > >>> /LinuxBIOSv2/src/southbridge/amd/amd8111
> > >>> bash-3.1$ more chip.h
> > >>>
> > >>> #ifndef AMD8111_CHIP_H
> > >>> #define AMD8111_CHIP_H
> > >>>
> > >>> struct southbridge_amd_amd8111_config
> > >>> {
> > >>> unsigned int ide0_enable : 1;
> > >>> unsigned int ide1_enable : 1;
> > >>> unsigned int phy_lowreset : 1;
> > >>> };
> > >>>
> > >>> struct chip_operations;
> > >>> extern struct chip_operations southbridge_amd_amd8111_ops;
> > >>>
> > >>> #endif /* AMD8111_CHIP_H */
> > >>>
> > >>>> YH
More information about the coreboot
mailing list