[LinuxBIOS] Read SPD issue
Joseph Smith
joe at smittys.pointclark.net
Sun Aug 12 19:49:46 CEST 2007
Quoting Corey Osgood <corey.osgood at gmail.com>:
> Joseph Smith wrote:
>> Ok, so I tried this and it just returns a "SPD located at 0x69" is
>> this correct?
>> It is much different than the standard 0x50, etc. Is this because it
>> is embedded?? Thanks for all help.
>>
>> Thanks - Joe
>>
>
>
> I'd do an dump first, just to make sure that it really is an spd rom and
> not some other device on the smbus. Or else do a dump and try to use it
> in the same run, can't really hurt.
>
> -Corey
>
>
OK, I think I know what is going on here. Here is a dump of my smbus
with the legacy bios.
0 1 2 3 4 5 6 7 8 9 a b c d e f
00: XX XX XX XX XX XX XX XX XX XX XX XX XX
10: XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX
20: XX XX XX XX XX XX XX XX XX XX XX XX XX UU XX XX
30: XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX
40: XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX
50: XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX XX
60: XX XX XX XX XX XX XX XX XX 69 XX XX XX XX XX XX
70: XX XX XX XX XX XX XX XX
SPD would show up at 0x50 or 0x51 right? It doesn't appear there is
SPD on the on-board memory.I only show items at 0x2d (sensor) and 0x69
(clock chip).
So where do you think I should go from here? I could set up a *.c file
in the mainboard directory to call a function to manually set the
correct settings for socket2 (I know what the settings are supposed to
be) after raminit.c dynamicly configures the register but before the
sdram_enable function is called. It should be fairly simple to do and
call from auto.c. What do you think?
Thanks - Joe
More information about the coreboot
mailing list