[LinuxBIOS] [PATCH] 440bx raminit changes

Uwe Hermann uwe at hermann-uwe.de
Mon May 28 17:30:57 CEST 2007


Hi,

On Tue, May 22, 2007 at 03:14:42PM +0100, Ceri Coburn wrote:
> I wanted to limit the number of temp's used as I didn't want ROMCC 
> complaining about no more registers available.

I was seeing the same problem when I tried to integrate your patch --
romcc runs out of registers.

The method with the register_values[] array is used in many other
northbridges, I think it should work (in general).

The problem with the 440BX register_values[] is that I messed it up ;-)
The bitmasks are set incorrectly (or rather: not at all) currently, that
needs fixing. As I understand it, it doesn't matter much if we do
8/16/32 bit reads and writes on PCI. We _do_ read too much stuff if we
always do a 32bit read, that true. But if the bitmasks are set
correctly, only those bits we _want_ to change will be changed.
All other bits (i.e., those we read but actually we didn't want to read)
will remain the same.

I _think_ this should not cause any problems, but feel free to correct me. 

Anyway, the PAM changes are in the repository now, can you verify that
it works for VMWare? It does work on real hardware here...


Uwe.
-- 
http://www.hermann-uwe.de  | http://www.holsham-traders.de
http://www.crazy-hacks.org | http://www.unmaintained-free-software.org
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 189 bytes
Desc: Digital signature
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20070528/726401c6/attachment.sig>


More information about the coreboot mailing list