[coreboot] V3 Qemu patch for new resource allocator
Myles Watson
mylesgw at gmail.com
Tue Dec 30 19:18:34 CET 2008
This patch fixes up qemu to work with the new resource allocation code.
Signed-off-by: Myles Watson <mylesgw at gmail.com>
Thanks,
Myles
file-by-file changes:
dts:
There are no bus devices, remove it. Add the northbridge devices.
Fix susbsytem_vendor and subsystem_device.
southbridge/intel/i82371eb/ide:
Make the ide enabled by default.
northbridge/intel/i440bxemulation/i440bx.c:
1. Split ops into domain and northbridge
A. Domain should have bus ops, scan_bus, etc.
B. Northbridge should have ops for its own registers.
In this case it only needs read and set resources.
functions:
i440bx_read_resources - set up the IO and VGA resources. VGA is fixed.
i440bx_ram_resources - this should be called after resource assignment.
i440bx_set_resources - call pci_set_resources then i440bx_ram_resources.
i440bx_domain_read_resources - Set up system-wide resources, and
reserve space for the local APIC. I put the IOAPIC here too,
but it belongs somewhere in the southbridge.
i440bx_domain_set_resources - Mark the domain-specific resources as
stored (In a real device you'd probably need to set some
registers here.) Call phase4_set_resources for children.
southbridge/intel/i82371eb/i82371eb.c:
1. Add ISA read and set resources to reserve legacy IO space.
- Note that since it's subtractively decoded, it doesn't need
to be stored anywhere. It needs to be marked stored so
pci_set_resource doesn't try to store it.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081230/2e5f7b44/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: qemu.diff
Type: text/x-patch
Size: 11355 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20081230/2e5f7b44/attachment.diff>
More information about the coreboot
mailing list