[coreboot] VIA EPIA CN100000 is finally Working all.

[Corey Osgood]

On Feb 3, 2008 10:56 PM, Corey Osgood <corey.osgood at gmail.com> wrote:

> Couple questions:
>
> On Feb 3, 2008 10:49 AM, Urbez Santana Roma <urbez at linuxupc.upc.edu>
> wrote:
> >
>
> > 6. If you want that your BIOS, runs at the maximum CPU speed, in my
> > case, the CPU starts
> > with 800MHz, and i needed in the bios that works with 1000MHz. You can
> > add this if u will:
> >
> > #define MSR_IA32_PERF_STATUS                    0x00000198
> > #define MSR_IA32_PERF_CTL                       0x00000199
> > #define MSR_IA32_MISC_ENABLE                    0x000001a0
> >
> >        msr_t msr;
> >        print_debug("Enabling C7 Power Save\r\n");
> >        msr=rdmsr(MSR_IA32_MISC_ENABLE);
> >        if (!(msr.lo & 0x10000)) {msr.lo|
> > 0x10000;
>
>
> msr.lo |= 0x10000?
>
>
> > wrmsr(MSR_IA32_MISC_ENABLE,msr);
> >        msr=rdmsr(MSR_IA32_PERF_STATUS);
> >        //TODO: wait CPU not busy bit 16 & 17 off (STATUS)
> >        wrmsr(MSR_IA32_PERF_CTL, 0,  (hi&0xff00)| ((hi>>16)&0x00ff));
> >        //Max multi Factor, and minimum voltage
> >        //TODO: wait CPU transition bit 16 & 17 off (STATUS)
> >
>
> }
>

Dammit, this was supposed to be:
}? Or is the if supposed to end after the first wrmsr?

Sorry!
-Corey
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20080203/4bd012ba/attachment.html>