[coreboot] Problem with M57SLI and newly installed MX25L4005
Carl-Daniel Hailfinger
c-d.hailfinger.devel.2006 at gmx.net
Wed Feb 6 19:09:40 CET 2008
On 06.02.2008 18:10, Peter Stuge wrote:
> On Wed, Feb 06, 2008 at 03:40:15PM +0000, Chris Lingard wrote:
>
>> Switch down
>> bash-3.2# ./flashrom -m gigabyte:m57sli -V
>>
> ..
>
>> probe_spi: id1 0x7f9d, id2 0x7e
>> Probing for PMC unknown SPI chip, 0 KB
>> WARNING: size: 0 -> 4096 (page size)
>> RDID returned 7f 9d 7e.
>> probe_spi: id1 0x7f9d, id2 0x7e
>> PMC unknown SPI chip found at physical address 0x100000000.
>> Flash part is PMC unknown SPI chip (0 KB).
>>
>
>> Switch up
>> bash-3.2# ./flashrom -m gigabyte:m57sli -V
>>
> ..
>
>> probe_spi: id1 0x7f9d, id2 0x7d
>> Probing for PMC unknown SPI chip, 0 KB
>> WARNING: size: 0 -> 4096 (page size)
>> RDID returned 7f 9d 7d.
>> probe_spi: id1 0x7f9d, id2 0x7d
>> PMC unknown SPI chip found at physical address 0x100000000.
>> Flash part is PMC unknown SPI chip (0 KB).
>>
>
>
> This is rather strange. You're using an MX chip but it identifies
> itself as PMC. Is the RDID byteorder messed up?
>
I'm pretty sure the byteorder is OK. Even if the byteorder was messed
up, a Macronix chip should have 0xC2 in there somewhere.
Three possible explanations:
- the switch does not work as intended
- the chip has been relabeled
- we are reading garbage from the SuperIO.
Regards,
Carl-Daniel
More information about the coreboot
mailing list