[LinuxBIOS] r3039 - trunk/LinuxBIOSv2/src/cpu/amd/car

svn at openbios.org svn at openbios.org
Tue Jan 8 18:28:35 CET 2008


Author: hailfinger
Date: 2008-01-08 18:28:35 +0100 (Tue, 08 Jan 2008)
New Revision: 3039

Modified:
   trunk/LinuxBIOSv2/src/cpu/amd/car/cache_as_ram.inc
Log:
Remove some DOS line endings accidentially introduced in r3014.
No code lines affected, so svn blame will not be messed up.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net> 


Modified: trunk/LinuxBIOSv2/src/cpu/amd/car/cache_as_ram.inc
===================================================================
--- trunk/LinuxBIOSv2/src/cpu/amd/car/cache_as_ram.inc	2008-01-08 17:06:38 UTC (rev 3038)
+++ trunk/LinuxBIOSv2/src/cpu/amd/car/cache_as_ram.inc	2008-01-08 17:28:35 UTC (rev 3039)
@@ -1,6 +1,6 @@
 /*
  * This file is part of the LinuxBIOS project.
- *
+ *
  * Copyright (C) 2005-2007 Advanced Micro Devices, Inc.
  *
  * This program is free software; you can redistribute it and/or modify
@@ -15,11 +15,11 @@
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
- */
-
+ */
+
 #define CacheSize DCACHE_RAM_SIZE
 #define CacheBase (0xd0000 - CacheSize)
-
+
 /* leave some space for global variable to pass to RAM stage */
 #define GlobalVarSize DCACHE_RAM_GLOBAL_VAR_SIZE
 
@@ -36,7 +36,7 @@
 	/*for normal part %ebx already contain cpu_init_detected from fallback call */
 
 cache_as_ram_setup:
-
+
 	movb	$0xA0, %al
 	outb	%al, $0x80
 
@@ -107,7 +107,7 @@
 	/* Clear all MTRRs */
 	xorl	%edx, %edx
 	movl	$fixed_mtrr_msr, %esi
-
+
 clear_fixed_var_mtrr:
 	lodsl	(%esi), %eax
 	testl	%eax, %eax
@@ -245,7 +245,7 @@
 
 	movb	$0xA1, %al
 	outb	%al, $0x80
-
+
 	/* enable cache */
 	movl	%cr0, %eax
 	andl	$0x9fffffff, %eax
@@ -259,7 +259,7 @@
 	bt	$8, %eax /*BSC */
 	jnc	CAR_FAM10_ap
 #endif
-
+
 	movb	$0xA2, %al
 	outb	%al, $0x80
 
@@ -280,7 +280,7 @@
 	/* set up the stack pointer */
 	movl	$(CacheBase + CacheSize - GlobalVarSize), %eax
 	movl	%eax, %esp
-
+
 	movb	$0xA3, %al
 	outb	%al, $0x80
 
@@ -316,7 +316,7 @@
 	jc	roll_cfg
 	rolb	%cl, %bl
 roll_cfg:
-
+
 	/* calculate stack pointer */
 	movl	$CacheSizeAPStack, %eax
 	mull	%ebx
@@ -337,7 +337,7 @@
 
 	/* Restore the BIST result */
 	movl	%ebp, %eax
-
+
 	/* We need to set ebp ? No need */
 	movl	%esp, %ebp
 	pushl	%ebx  /* init detected */





More information about the coreboot mailing list