[coreboot] r3393 - trunk/util/flashrom

Carl-Daniel Hailfinger c-d.hailfinger.devel.2006 at gmx.net
Sun Jun 29 20:13:16 CEST 2008


Hi Pietro,

thanks for testing my patch!

On 29.06.2008 18:25, Pietro wrote:
> After applying the patch, here is the output of flashrom -V... I launched and forgot the terminal for a while... I saw it back after an hour...
>
> Calibrating delay loop... 455M loops per second. OK.
> No coreboot table found.
> Found chipset "Intel ICH7M", enabling flash write... 
> Root Complex Register Block address = 0xfed1c000
> GCS address = 0xfed1f410
> GCS = 0xaa0c64: BIOS Interface Lock-Down: disabled, BOOT BIOS Straps: 0x3 (LPC)
> [...]
>
> SPI Read Configuration: prefetching disabled, caching enabled, 
> BIOS Lock Enable: disabled, BIOS Write Enable: enabled, BIOS_CNTL is 0x1
> OK.
> Probing for AMD Am29F016D, 2048 KB: probe_29f040b: id1 0xff, id2 0xff
> [...]
> Probing for Atmel AT25DF321, 4096 KB: Programming OPCODES... done
> timeout
> Transaction error!
> run OPCODE 0x9f failed
> Probing for AMIC Technology A25L40P, 512 KB: timeout
> Transaction error!
> run OPCODE 0x9f failed
> Probing for AMIC Technology A49LF040A, 512 KB: probe_jedec: id1 0x9d, id2 0x6e
> [...]
> No operations were specified.
>   

OK, that confirms Stefan's suspicion that running the opcode is the problem.

Regards,
Carl-Daniel

-- 
http://www.hailfinger.org/





More information about the coreboot mailing list