[coreboot] r975 - in coreboot-v3: arch/x86 mainboard/via mainboard/via/epia-cn
svn at coreboot.org
svn at coreboot.org
Fri Oct 31 23:43:02 CET 2008
Author: rminnich
Date: 2008-10-31 23:43:02 +0100 (Fri, 31 Oct 2008)
New Revision: 975
Modified:
coreboot-v3/arch/x86/Makefile
coreboot-v3/mainboard/via/Kconfig
coreboot-v3/mainboard/via/epia-cn/cmos.layout
Log:
no PIRQ table
Make cmos.layout work with incomprehensible tool -- just turn off checksums.
Add static.c to list of files covered by kscope
Signed-off-by: Ronald G. Minnich <rminnich at gmail.com>
Acked-by: Ronald G. Minnich <rminnich at gmail.com>
Modified: coreboot-v3/arch/x86/Makefile
===================================================================
--- coreboot-v3/arch/x86/Makefile 2008-10-31 22:04:29 UTC (rev 974)
+++ coreboot-v3/arch/x86/Makefile 2008-10-31 22:43:02 UTC (rev 975)
@@ -288,7 +288,7 @@
kscope: $(obj)/mainboard/$(MAINBOARDDIR)/kscope/cscope.files
kscope $(obj)/mainboard/$(MAINBOARDDIR)/kscope
-ALLSRC=$(STAGE0_SRC) $(INITRAM_SRC) $(STAGE2_SRC) $(PCIROM_SRC)
+ALLSRC=$(STAGE0_SRC) $(INITRAM_SRC) $(STAGE2_SRC) $(PCIROM_SRC) $(STAGE2_DYNAMIC_SRC)
$(obj)/mainboard/$(MAINBOARDDIR)/kscope/cscope.files: $(ALLSRC)
$(Q)mkdir -p $(obj)/mainboard/$(MAINBOARDDIR)/kscope
$(Q)cp cscope.proj $(obj)/mainboard/$(MAINBOARDDIR)/kscope
Modified: coreboot-v3/mainboard/via/Kconfig
===================================================================
--- coreboot-v3/mainboard/via/Kconfig 2008-10-31 22:04:29 UTC (rev 974)
+++ coreboot-v3/mainboard/via/Kconfig 2008-10-31 22:43:02 UTC (rev 975)
@@ -30,7 +30,6 @@
select NORTHBRIDGE_VIA_CN700
select SOUTHBRIDGE_VIA_VT8237
select SUPERIO_VIA_VT1211
- select PIRQ_TABLE
help
VIA EPIA-CN
Modified: coreboot-v3/mainboard/via/epia-cn/cmos.layout
===================================================================
--- coreboot-v3/mainboard/via/epia-cn/cmos.layout 2008-10-31 22:04:29 UTC (rev 974)
+++ coreboot-v3/mainboard/via/epia-cn/cmos.layout 2008-10-31 22:43:02 UTC (rev 975)
@@ -80,12 +80,12 @@
# coreboot config options: console
392 3 e 5 baud_rate
395 4 e 6 debug_level
-#399 1 r 0 unused
+399 1 r 0 unused
# coreboot config options: southbridge
408 1 e 1 nmi
409 1 e 1 power_on_after_fail
-#410 6 r 0 unused
+410 6 r 0 unused
# coreboot config options: bootloader
416 512 s 0 boot_devices
@@ -124,8 +124,8 @@
6 9 Spew
# -----------------------------------------------------------------
-checksums
+#checksums
-checksum 392 983 984
+#checksum 392 983 984
More information about the coreboot
mailing list