[coreboot] via vt82c686 southbridge

Daniel Lindenaar daniel at lindenaar.eu
Thu Sep 11 22:53:06 CEST 2008


Daniel Lindenaar wrote: 
> yep... I've attached the Makefile.settings file. Please have a look 
> and see what you think?
>
> regards,
> Daniel
>
OK, tried some other settings, but no dice. Does anybody have a 
different idea?

I also get this (note the failed verify):

Disabling local apic...done.
CPU #0 Initialized
PCI: 00:0d.0 init
Devices initialized
Copying IRQ routing tables to 0xf0000...done.
Verifing copy of IRQ routing tables at 0xf0000...failed
Moving GDT to 0x500...ok
Adjust low_table_end from 0x00000530 to 0x00001000
Adjust rom_table_end from 0x000f0400 to 0x00100000
Wrote coreboot table at: 00000530 - 00000bf4  checksum b488

Does this tell you something?

full log below...

regards,
Daniel



vt8601 init starting
00000000 is the north1106 0601
0120d4 is the computed timingNOP
PRECHARGE
DUMMY READS
CBR
MRS
NORMAL
set ref. rate
enable multi-page open
Slot 00 is SDRAM 04000000 bytes
0008 is the MA type
Slot 01smbus_error: 04
Device Error
 is empty
Slot 02smbus_error: 04
Device Error
 is empty
Slot 03smbus_error: 04
Device Error
 is empty
vt8601 done
Copying coreboot to RAM.
Jumping to coreboot.
coreboot-2.0.0.0Fallback Thu Sep 11 22:39:54 UTC 2008 booting...
Enumerating buses...
scan_static_bus for Root Device
Finding PCI configuration type.
PCI: Using configuration type 1
PCI_DOMAIN: 0000 enabled
APIC_CLUSTER: 0 enabled
PCI_DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [1106/0601] ops
PCI: 00:00.0 [1106/0601] enabled
malloc Enter, size 1100, free_mem_ptr 00016000
malloc 0x00016000
Capability: 0x07 @ 0x80
Capability: 0x08 @ 0x80
Capability: 0x10 @ 0x80
PCI: 00:01.0 [1106/8601] enabled
PCI: devfn 0x10, bad id 0xffffffff
PCI: devfn 0x18, bad id 0xffffffff
PCI: devfn 0x20, bad id 0xffffffff
PCI: devfn 0x28, bad id 0xffffffff
PCI: devfn 0x30, bad id 0xffffffff
In vt82c686_enable 1106 0686.
Initialising Devices
Keyboard init...
PCI: 00:07.0 [1106/0686] enabled
In vt82c686_enable ffff ffff.
south enable on non-south chip???Disabling static device: PCI: 00:07.1
In vt82c686_enable 1106 3038.
south enable on non-south chip???PCI: 00:07.2 [1106/3038] disabled
In vt82c686_enable ffff ffff.
south enable on non-south chip???In vt82c686_enable 1106 3057.
south enable on non-south chip???PCI: 00:07.4 [1106/3057] disabled
In vt82c686_enable 1106 3058.
south enable on non-south chip???PCI: 00:07.5 [1106/3058] enabled
In vt82c686_enable 1106 3068.
south enable on non-south chip???PCI: 00:07.6 [1106/3068] enabled
PCI: devfn 0x3f, bad id 0xffffffff
PCI: devfn 0x40, bad id 0xffffffff
PCI: devfn 0x48, bad id 0xffffffff
PCI: devfn 0x50, bad id 0xffffffff
PCI: devfn 0x58, bad id 0xffffffff
PCI: devfn 0x60, bad id 0xffffffff
malloc Enter, size 1100, free_mem_ptr 0001644c
malloc 0x0001644c
PCI: 00:0d.0 [10ec/8139] enabled
PCI: devfn 0x70, bad id 0xffffffff
PCI: devfn 0x78, bad id 0xffffffff
PCI: devfn 0x80, bad id 0xffffffff
PCI: devfn 0x88, bad id 0xffffffff
PCI: devfn 0x90, bad id 0xffffffff
In vt82c686_enable ffff ffff.
south enable on non-south chip???Disabling static device: PCI: 00:13.0
PCI: devfn 0x99, bad id 0xffffffff
PCI: devfn 0x9a, bad id 0xffffffff
PCI: devfn 0x9b, bad id 0xffffffff
PCI: devfn 0x9c, bad id 0xffffffff
PCI: devfn 0x9d, bad id 0xffffffff
PCI: devfn 0x9e, bad id 0xffffffff
PCI: devfn 0x9f, bad id 0xffffffff
PCI: devfn 0xa0, bad id 0xffffffff
PCI: devfn 0xa8, bad id 0xffffffff
PCI: devfn 0xb0, bad id 0xffffffff
PCI: devfn 0xb8, bad id 0xffffffff
PCI: devfn 0xc0, bad id 0xffffffff
PCI: devfn 0xc8, bad id 0xffffffff
PCI: devfn 0xd0, bad id 0xffffffff
PCI: devfn 0xd8, bad id 0xffffffff
PCI: devfn 0xe0, bad id 0xffffffff
PCI: devfn 0xe8, bad id 0xffffffff
PCI: devfn 0xf0, bad id 0xffffffff
PCI: devfn 0xf8, bad id 0xffffffff
do_pci_scan_bridge for PCI: 00:01.0
PCI: pci_scan_bus for bus 01
PCI: devfn 0x0, bad id 0xffffffff
PCI: devfn 0x8, bad id 0xffffffff
PCI: devfn 0x10, bad id 0xffffffff
PCI: devfn 0x18, bad id 0xffffffff
PCI: devfn 0x20, bad id 0xffffffff
PCI: devfn 0x28, bad id 0xffffffff
PCI: devfn 0x30, bad id 0xffffffff
PCI: devfn 0x38, bad id 0xffffffff
PCI: devfn 0x40, bad id 0xffffffff
PCI: devfn 0x48, bad id 0xffffffff
PCI: devfn 0x50, bad id 0xffffffff
PCI: devfn 0x58, bad id 0xffffffff
PCI: devfn 0x60, bad id 0xffffffff
PCI: devfn 0x68, bad id 0xffffffff
PCI: devfn 0x70, bad id 0xffffffff
PCI: devfn 0x78, bad id 0xffffffff
PCI: devfn 0x80, bad id 0xffffffff
PCI: devfn 0x88, bad id 0xffffffff
PCI: devfn 0x90, bad id 0xffffffff
PCI: devfn 0x98, bad id 0xffffffff
PCI: devfn 0xa0, bad id 0xffffffff
PCI: devfn 0xa8, bad id 0xffffffff
PCI: devfn 0xb0, bad id 0xffffffff
PCI: devfn 0xb8, bad id 0xffffffff
PCI: devfn 0xc0, bad id 0xffffffff
PCI: devfn 0xc8, bad id 0xffffffff
PCI: devfn 0xd0, bad id 0xffffffff
PCI: devfn 0xd8, bad id 0xffffffff
PCI: devfn 0xe0, bad id 0xffffffff
PCI: devfn 0xe8, bad id 0xffffffff
PCI: devfn 0xf0, bad id 0xffffffff
PCI: devfn 0xf8, bad id 0xffffffff
PCI: pci_scan_bus returning with max=001
do_pci_scan_bridge returns max 1
PCI: pci_scan_bus returning with max=001
scan_static_bus for Root Device done
done
Allocating resources...
Reading resources...
Root Device compute_allocate_resource io: base: 00000400 size: 00000000 
align: 0 gran: 0
Root Device read_resources bus 0 link: 0
PCI_DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:00.0 register 10(00000008), read-only ignoring it
PCI: 00:01.0 compute_allocate_resource io: base: 00000000 size: 00000000 
align: 12 gran: 12
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource io: base: 00000000 size: 00000000 
align: 12 gran: 12 done
PCI: 00:01.0 compute_allocate_resource io: base: 0000f000 size: 00000000 
align: 12 gran: 12
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource io: base: 0000f000 size: 00000000 
align: 12 gran: 12 done
PCI: 00:01.0 1c <- [0x000000f000 - 0x000000efff] size 0x00000000 gran 
0x0c bus 01 io
PCI: 00:01.0 compute_allocate_resource prefmem: base: 00000000 size: 
00000000 align: 20 gran: 20
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource prefmem: base: 00000000 size: 
00000000 align: 20 gran: 20 done
PCI: 00:01.0 compute_allocate_resource prefmem: base: fff00000 size: 
00000000 align: 20 gran: 20
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource prefmem: base: fff00000 size: 
00000000 align: 20 gran: 20 done
PCI: 00:01.0 24 <- [0x00fff00000 - 0x00ffefffff] size 0x00000000 gran 
0x14 bus 01 prefmem
PCI: 00:01.0 compute_allocate_resource mem: base: 00000000 size: 
00000000 align: 20 gran: 20
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource mem: base: 00000000 size: 
00000000 align: 20 gran: 20 done
PCI: 00:01.0 compute_allocate_resource mem: base: fff00000 size: 
00000000 align: 20 gran: 20
PCI: 00:01.0 read_resources bus 1 link: 0
PCI: 00:01.0 read_resources bus 1 link: 0 done
PCI: 00:01.0 compute_allocate_resource mem: base: fff00000 size: 
00000000 align: 20 gran: 20 done
PCI: 00:01.0 20 <- [0x00fff00000 - 0x00ffefffff] size 0x00000000 gran 
0x14 bus 01 mem
PCI_DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
PCI: 00:07.5 10 *  [0x00000400 - 0x000004ff] io
PCI: 00:07.6 10 *  [0x00000800 - 0x000008ff] io
PCI: 00:0d.0 10 *  [0x00000c00 - 0x00000cff] io
PCI: 00:07.5 14 *  [0x00001000 - 0x00001003] io
PCI: 00:07.5 18 *  [0x00001010 - 0x00001013] io
Root Device compute_allocate_resource io: base: 00001014 size: 00000c14 
align: 8 gran: 0 done
Root Device compute_allocate_resource mem: base: 00000000 size: 00000000 
align: 0 gran: 0
Root Device read_resources bus 0 link: 0
Root Device read_resources bus 0 link: 0 done
PCI: 00:0d.0 30 *  [0x00000000 - 0x0000ffff] mem
PCI: 00:0d.0 14 *  [0x00010000 - 0x000100ff] mem
Root Device compute_allocate_resource mem: base: 00010100 size: 00010100 
align: 16 gran: 0 done
Done reading resources.
Setting resources...
Root Device compute_allocate_resource io: base: 00001000 size: 00000c14 
align: 8 gran: 0
Root Device read_resources bus 0 link: 0
Root Device read_resources bus 0 link: 0 done
PCI: 00:07.5 10 *  [0x00001000 - 0x000010ff] io
PCI: 00:07.6 10 *  [0x00001400 - 0x000014ff] io
PCI: 00:0d.0 10 *  [0x00001800 - 0x000018ff] io
PCI: 00:07.5 14 *  [0x00001c00 - 0x00001c03] io
PCI: 00:07.5 18 *  [0x00001c10 - 0x00001c13] io
Root Device compute_allocate_resource io: base: 00001c14 size: 00000c14 
align: 8 gran: 0 done
Root Device compute_allocate_resource mem: base: febe0000 size: 00010100 
align: 16 gran: 0
Root Device read_resources bus 0 link: 0
Root Device read_resources bus 0 link: 0 done
PCI: 00:0d.0 30 *  [0xfebe0000 - 0xfebeffff] mem
PCI: 00:0d.0 14 *  [0xfebf0000 - 0xfebf00ff] mem
Root Device compute_allocate_resource mem: base: febf0100 size: 00010100 
align: 16 gran: 0 done
Root Device assign_resources, bus 0 link: 0
I would set ram size to 0x10000 Kbytes
PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:07.5 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 
0x08 io
PCI: 00:07.5 14 <- [0x0000001c00 - 0x0000001c03] size 0x00000004 gran 
0x02 io
PCI: 00:07.5 18 <- [0x0000001c10 - 0x0000001c13] size 0x00000004 gran 
0x02 io
PCI: 00:07.6 10 <- [0x0000001400 - 0x00000014ff] size 0x00000100 gran 
0x08 io
PCI: 00:0d.0 10 <- [0x0000001800 - 0x00000018ff] size 0x00000100 gran 
0x08 io
PCI: 00:0d.0 14 <- [0x00febf0000 - 0x00febf00ff] size 0x00000100 gran 
0x08 mem
PCI: 00:0d.0 30 <- [0x00febe0000 - 0x00febeffff] size 0x00010000 gran 
0x10 romem
PCI_DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Done allocating resources.
Enabling resources...
PCI: 00:00.0 cmd <- 06
PCI: 00:01.0 bridge ctrl <- 0003
PCI: 00:01.0 cmd <- 07
PCI: 00:07.0 subsystem <- 00/00
PCI: 00:07.0 cmd <- 87
PCI: 00:07.5 subsystem <- 00/00
PCI: 00:07.5 cmd <- 01
PCI: 00:07.6 subsystem <- 00/00
PCI: 00:07.6 cmd <- 01
PCI: 00:0d.0 cmd <- 03
done.
Initializing devices...
Root Device init
PCI: 00:00.0 init
VT8601 random fixup ...
PCI: 00:07.0 init
PCI: 00:07.5 init
PCI: 00:07.6 init
APIC_CLUSTER: 0 init
malloc Enter, size 1100, free_mem_ptr 00016898
malloc 0x00016898
Initializing CPU #0
CPU: vendor Centaur device 673
CPU: family 06, model 07, stepping 03
WARNING: Using generic cpu ops
Enabling cache

Setting fixed MTRRs(0-88) Type: UC
Setting fixed MTRRs(0-88) Type: WB
DONE fixed MTRRs
call enable_fixed_mtrr()
Setting variable MTRR 0, base:    0MB, range:   64MB, type WB
ADDRESS_MASK_HIGH=0xf
DONE variable MTRRs
Clear out the extra MTRR's
call enable_var_mtrr()
Leave x86_setup_var_mtrrs

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Disabling local apic...done.
CPU #0 Initialized
PCI: 00:0d.0 init
Devices initialized
Copying IRQ routing tables to 0xf0000...done.
Verifing copy of IRQ routing tables at 0xf0000...failed
Moving GDT to 0x500...ok
Adjust low_table_end from 0x00000530 to 0x00001000
Adjust rom_table_end from 0x000f0400 to 0x00100000
Wrote coreboot table at: 00000530 - 00000bf4  checksum b488

elfboot: Attempting to load payload.
rom_stream: 0xfffe0000 - 0xfffeffff
No header at 0
No header at 16
No header at 32
No header at 48
No header at 64
---
snip
---
No header at 8096
header_offset is -1
Can not load ELF Image.





More information about the coreboot mailing list