[coreboot] [v2] r4146 - trunk/util/flashrom

svn at coreboot.org svn at coreboot.org
Tue Apr 21 00:54:13 CEST 2009


Author: hailfinger
Date: 2009-04-21 00:54:13 +0200 (Tue, 21 Apr 2009)
New Revision: 4146

Modified:
   trunk/util/flashrom/flashchips.c
Log:
After verification in datasheets, all MX25 accept the same opcodes
0x60 and 0xC7 for Chip Erase.

Signed-off-by: Stephan Guilloux <stephan.guilloux at free.fr>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006 at gmx.net>


Modified: trunk/util/flashrom/flashchips.c
===================================================================
--- trunk/util/flashrom/flashchips.c	2009-04-20 22:10:34 UTC (rev 4145)
+++ trunk/util/flashrom/flashchips.c	2009-04-20 22:54:13 UTC (rev 4146)
@@ -736,7 +736,7 @@
 		.page_size	= 256,
 		.tested		= TEST_UNTESTED,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -750,7 +750,7 @@
 		.page_size	= 256,
 		.tested		= TEST_UNTESTED,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -764,7 +764,7 @@
 		.page_size	= 256,
 		.tested		= TEST_UNTESTED,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -778,7 +778,7 @@
 		.page_size	= 256,
 		.tested		= TEST_OK_PREW,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -792,7 +792,7 @@
 		.page_size	= 256,
 		.tested		= TEST_OK_PREW,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -824,6 +824,7 @@
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
+
 	{
 		.vendor		= "Macronix",
 		.name		= "MX25L3205",
@@ -833,7 +834,7 @@
 		.page_size	= 256,
 		.tested		= TEST_OK_PREW,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},
@@ -847,7 +848,7 @@
 		.page_size	= 256,
 		.tested		= TEST_UNTESTED,
 		.probe		= probe_spi_rdid,
-		.erase		= spi_chip_erase_c7,
+		.erase		= spi_chip_erase_60_c7,
 		.write		= spi_chip_write,
 		.read		= spi_chip_read,
 	},





More information about the coreboot mailing list