[coreboot] [v2] r4607 - trunk/coreboot-v2/src/southbridge/intel/i82801xx
svn at coreboot.org
svn at coreboot.org
Fri Aug 28 15:42:24 CEST 2009
Author: uwe
Date: 2009-08-28 15:42:24 +0200 (Fri, 28 Aug 2009)
New Revision: 4607
Modified:
trunk/coreboot-v2/src/southbridge/intel/i82801xx/chip.h
Log:
Silence unneeded #warnings, change to code comments (tr?\209?\150vial).
Signed-off-by: Uwe Hermann <uwe at hermann-uwe.de>
Acked-by: Uwe Hermann <uwe at hermann-uwe.de>
Modified: trunk/coreboot-v2/src/southbridge/intel/i82801xx/chip.h
===================================================================
--- trunk/coreboot-v2/src/southbridge/intel/i82801xx/chip.h 2009-08-28 12:48:02 UTC (rev 4606)
+++ trunk/coreboot-v2/src/southbridge/intel/i82801xx/chip.h 2009-08-28 13:42:24 UTC (rev 4607)
@@ -18,14 +18,19 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
-#ifndef IGNORE_I82801XX_DEVICE_LIST
-#warning "The i82801xx code currently supports, on a testing/experimental"
-#warning "basis, these devices:"
-#warning "i82801aa, i82801ab, i82801ba, i82801ca, i82801db, i82801dbm,"
-#warning "i82801eb, and i82801er."
-#warning "Using this without modification on any other i82801 version will"
-#warning "probably work until RAM init, but will fail after that."
-#endif
+/*
+ * The i82801xx code currently supports:
+ * - 82801AA
+ * - 82801AB
+ * - 82801BA
+ * - 82801CA
+ * - 82801DB
+ * - 82801DBM
+ * - 82801EB
+ * - 82801ER
+ *
+ * This code should NOT be used for ICH6 and later versions.
+ */
#ifndef SOUTHBRIDGE_INTEL_I82801XX_CHIP_H
#define SOUTHBRIDGE_INTEL_I82801XX_CHIP_H
@@ -43,10 +48,11 @@
uint8_t pirqf_routing;
uint8_t pirqg_routing;
uint8_t pirqh_routing;
+
uint8_t ide0_enable;
uint8_t ide1_enable;
};
extern struct chip_operations southbridge_intel_i82801xx_ops;
-#endif /* SOUTHBRIDGE_INTEL_I82801XX_CHIP_H */
+#endif
More information about the coreboot
mailing list