[coreboot] Problems porting H8dmr_fam10 to H8qme-2+

Myles Watson mylesgw at gmail.com
Fri Dec 18 19:28:36 CET 2009


On Fri, Dec 18, 2009 at 8:41 AM, Knut Kujat <knuku at gap.upv.es> wrote:

>  Never mind about the memory corruption.  PNP: 002e.3 has some resources
> that aren't "fixed", so the allocator is trying to allocate them.  In the
> SuperIO code where those resources are declared, set the flags to match the
> other resources.
>
> Problem solved I killed it :) means I disabled it in the device tree. The
> H9DMR board has two serials and my board H8QME has only one.
>
Great.


> Now, I've got till the MTRR initialization and here is my reward:
>
> POST: 0x93
> Setting up local apic... apic_id: 0x0a done.
> POST: 0x9b
> CPU model: Quad-Core AMD Opteron(tm) Processor 8350
> siblings = 03, CPU #10 initialized
> All AP CPUs stopped
> PCI: 00:18.0 init
> PCI: 00:02.0 init
> Unexpected Exception: 6 @ 10:00207ff1 - Halting
> Code: 0 eflags: 00010046
> eax: 00000000 ebx: 00226358 ecx: 0021ea74 edx: 00000001
> edi: 0021ea74 esi: 00000001 ebp: 0023fff4 esp: 0023ff50
> POST: 0xff
>
> the strange thing is that it seems to work for like 11 other cores. And
> this log is from my last try but before it always starts rebooting with SOFT
> RESET after:
>

Somebody else will probably know how to help you better.  The first thing I
would do is disable siblings (LOGICAL_PROCESSORS=0) and see if you can get
past it or not.

Thanks,
Myles
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20091218/bbb96d9a/attachment.html>


More information about the coreboot mailing list