[coreboot] [FILO] EPIA-NL/CN400 Port.... FILO Booting kernel, init probs
r.marek at assembler.cz
Tue Jul 14 23:31:43 CEST 2009
-----BEGIN PGP SIGNED MESSAGE-----
Harrison, Jon (SELEX GALILEO, UK) wrote:
> Hi Folks,
> I've added initial ACPI support to my EPIA-NL/CN400 Port.
Hmm pity is that it is not here so mine help is limited.
> I think the issues are concerned with the South Bridge Init (VT8237R), There
> a bunch of USB UHCI problems reported and then the boot hangs
> configuring/mounting sda1
Perhaps it seems that PCI routing does not work. Does the CPU lacks APIC? I
think PIC only mode needs some tuning to PCI router.
I dont know how you have done the LNKA etc devices in ACPI but you need to
change the 0x55-0x57 in SB to reflect current settings.
You will need to implement _CRS and _SRS for that. Also there is some in kernel
quirk that IRQ routing (non APIC) works only if the 0x3c is written with right
value. Kernel will fix that.
OperationRegion (SREG, PCI_Config, Zero, ...
Field (SREG, ByteAcc, NoLock, Preserve)
and then for LNKA for example:
_SRS will need to parse the the IRQ resource from OS, which is stored as bitmap.
Using findsetright bit/dec create a IRQ nr and store it in the PIRA ;)
Something could be taken from amd8111_pic.asl
Second possibility would be to create a PIR table and store the right routing
values in the SB init code + ECLR should be modified. I never finished this code
for VT8237R. Check VT8235 vt8235_lpc.c for details pci_routing_fixup.
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.9 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org
-----END PGP SIGNATURE-----
More information about the coreboot