[coreboot] [PATCH] flashrom: Enable SST49* protection register debug
Myles Watson
mylesgw at gmail.com
Fri Jun 5 00:56:07 CEST 2009
On Thu, Jun 4, 2009 at 4:47 PM, Uwe Hermann <uwe at hermann-uwe.de> wrote:
> See patch.
- //printf("lockbits at address=0x%08lx is 0x%01x\n", (unsigned
long)0xFFC00000 - size + (i * 65536) + 2, *(bios + (i * 65536) + 2) );
+ printf("lockbits at address=%p is 0x%01x\n", (void *)(0xFFC00000 -
size + (i * 65536) + 2), chip_readb(bios + (i * 65536) + 2) );
You probably meant printf_debug there too.
- //printf("lockbits at address=0x%08lx is 0x%01x\n", (unsigned
long)0xFFc00000 - size + address + 2, *(bios + address + 2) );
+ printf_debug("lockbits at address=%p is 0x%01x\n", (void
*)(0xFFc00000 - size + address + 2), chip_readb(bios + address + 2) );
I'd prefer 0xffc000 or 0xFFC000...
Acked-by: Myles Watson<mylesgw at gmail.com>
Thanks,
Myles
More information about the coreboot
mailing list