[coreboot] C3/CN400 Support - coreboot_tables

[Harrison, Jon (SELEX GALILEO, UK)]

Folks,

I've made another step forward on this port. 

Right now I've got through most of the startup and init (including VGA
init, using VGA BIOS/BOCHS)

And I get stuck elaborating the coreboot tables.

I've had a look at http://www.coreboot.org/API but could do with a bit
more of a picture of how the table building works. There's an awful lot
of pointers to structures of pointers and sizeof() in there, so really
just looking for the lazy man's solution to working out how it's meant
to work.

Basic issue is that I've wound up with a mem->size = 0xFFFFFFFF when it
comes to lb_cleanup_memory_ranges() which I guess means that something
fundamantal has gone wrong (much?) earlier.

Any pointers as to where to look next appreciated.

Thanks,
Jon
SELEX Sensors and Airborne Systems Limited
Registered Office: Sigma House, Christopher Martin Road, Basildon, Essex SS14 3EL
A company registered in England & Wales.  Company no. 02426132
********************************************************************
This email and any attachments are confidential to the intended
recipient and may also be privileged. If you are not the intended
recipient please delete it from your system and notify the sender.
You should not copy it or use it for any purpose nor disclose or
distribute its contents to any other person.
********************************************************************