[coreboot] [v2] r4745 - in trunk/coreboot-v2/src/cpu/intel: socket_PGA370 socket_mPGA479M socket_mPGA604
mylesgw at gmail.com
Fri Oct 9 20:11:20 CEST 2009
On Fri, Oct 9, 2009 at 12:04 PM, ron minnich <rminnich at gmail.com> wrote:
> On Fri, Oct 9, 2009 at 8:47 AM, Myles Watson <mylesgw at gmail.com> wrote:
>> Maybe since these options are romcc-specific they should be ROMCC_MMX
>> & ROMCC_SSE. I just noticed that on my K8 boards SSE=0, which is
> Why not set SSE to 1 then? They have it.
Because it doesn't do anything and I think that having extra values
goes against KISS.
> I think we leave it as MMX and SSE because, at some future time,
> people might want to use MMX and/or SSE config variables in some other
> way, not related to romcc.
I agree with that.
More information about the coreboot