[coreboot] Integrated graphics controller on second bus?

Rudolf Marek r.marek at assembler.cz
Sun Jan 3 22:15:33 CET 2010


-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hi,

I think I can help you. It looks to me that bit 7 at offset 0xe1 is not set as
default anymore (otherwise the code never worked?). You would need to set it
early so VGA gets visible in "enable" phase. The patch fixes that. Also I
disabled the direct access FB because it was hardcoded. I forgotten what is for,
maybe libv will know. It looks like the code sets VGA framebuffer size to 32MB
(this is hardcoded elsewhere check the comments)

Please try the attached patch I think it could fix it.

Thanks,

Rudolf

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.10 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org

iEYEARECAAYFAktBCPUACgkQ3J9wPJqZRNWwZwCgoip1UCnykf0c62eEqpu2Ka6Y
KLwAoNBXRYN90nI+M4S4p3SlnwPZSrf3
=waUq
-----END PGP SIGNATURE-----
-------------- next part --------------
A non-text attachment was scrubbed...
Name: a.patch
Type: text/x-diff
Size: 2467 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100103/3a9f480c/attachment.bin>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: a.patch.sig
Type: application/octet-stream
Size: 72 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20100103/3a9f480c/attachment.obj>


More information about the coreboot mailing list