[coreboot] [PATCH] Via CAR code should cache CONFIG_RAMBASE..CONFIG_RAMTOP for ramstage.
Kevin O'Connor
kevin at koconnor.net
Mon Jan 17 16:00:45 CET 2011
On Sun, Jan 16, 2011 at 10:40:20PM +0100, Stefan Reinauer wrote:
> * Kevin O'Connor <kevin at koconnor.net> [110116 20:50]:
> > Now that the VIA code is run above 1Meg (like other boards), it should
> > cache that range instead of the first 1Meg. This reduces boot time by
> > about 1 second on epia-cn.
> >
> > This patch also adds a MTRRphysMaskValid bit definition.
> >
> > Signed-off-by: Kevin O'Connor <kevin at koconnor.net>
>
> Acked-by: Stefan Reinauer <stepan at coreboot.org>
Thanks. I don't have commit access, so someone will need to commit.
-Kevin
More information about the coreboot
mailing list