[coreboot] Patch merged into coreboot/master: 836db26 ACPI: Zero pstate/cstate control values in FADT
gerrit at coreboot.org
gerrit at coreboot.org
Mon Nov 12 03:34:03 CET 2012
the following patch was just integrated into master:
commit 836db26b1cd5ebf712f0e847e6f3db87f1204fa2
Author: Duncan Laurie <dlaurie at chromium.org>
Date: Wed Oct 3 19:23:11 2012 -0700
ACPI: Zero pstate/cstate control values in FADT
If these values are non-zero then the kernel will issue
an SMI for each core (cstate) and package (pstate).
Since we don't do anything with these SMI callbacks we
can avoid taking the extra SMIs at boot time by zeroing
these fields.
Change-Id: I3bc5fe0a9f45141d46884cb77ecdfaeaa45d2439
Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
Reviewed-on: http://review.coreboot.org/1769
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer at coreboot.org>
Build-Tested: build bot (Jenkins) at Mon Nov 12 00:04:08 2012, giving +1
Reviewed-By: Stefan Reinauer <stefan.reinauer at coreboot.org> at Mon Nov 12 03:34:02 2012, giving +2
See http://review.coreboot.org/1769 for details.
-gerrit
More information about the coreboot
mailing list