[coreboot] New patch to review for coreboot: 172322d Exynos5250: Drop unused file ehci-s5p.h

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Fri Feb 15 02:08:43 CET 2013


Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/2407

-gerrit

commit 172322d0d86d30b451e2bb4c63651c7742532843
Author: Stefan Reinauer <reinauer at chromium.org>
Date:   Thu Feb 14 16:58:00 2013 -0800

    Exynos5250: Drop unused file ehci-s5p.h
    
    Change-Id: I39014377af718766ef86c149e2d2da3d97eaa728
    Signed-off-by: Stefan Reinauer <reinauer at google.com>
---
 src/cpu/samsung/exynos5250/ehci-s5p.h | 66 -----------------------------------
 1 file changed, 66 deletions(-)

diff --git a/src/cpu/samsung/exynos5250/ehci-s5p.h b/src/cpu/samsung/exynos5250/ehci-s5p.h
deleted file mode 100644
index 56abb60..0000000
--- a/src/cpu/samsung/exynos5250/ehci-s5p.h
+++ /dev/null
@@ -1,66 +0,0 @@
-/*
- * SAMSUNG S5P USB HOST EHCI Controller
- *
- * Copyright (C) 2012 Samsung Electronics Co.Ltd
- *	Vivek Gautam <gautam.vivek at samsung.com>
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
- * MA 02110-1301 USA
- */
-
-#ifndef __ASM_ARM_ARCH_EXYNOS5_EHCI_S5P_H__
-#define __ASM_ARM_ARCH_EXYNOS5_EHCI_S5P_H__
-
-#define CLK_24MHZ		5
-
-#define HOST_CTRL0_PHYSWRSTALL			(1 << 31)
-#define HOST_CTRL0_COMMONON_N			(1 << 9)
-#define HOST_CTRL0_SIDDQ			(1 << 6)
-#define HOST_CTRL0_FORCESLEEP			(1 << 5)
-#define HOST_CTRL0_FORCESUSPEND			(1 << 4)
-#define HOST_CTRL0_WORDINTERFACE		(1 << 3)
-#define HOST_CTRL0_UTMISWRST			(1 << 2)
-#define HOST_CTRL0_LINKSWRST			(1 << 1)
-#define HOST_CTRL0_PHYSWRST			(1 << 0)
-
-#define HOST_CTRL0_FSEL_MASK			(7 << 16)
-
-#define EHCICTRL_ENAINCRXALIGN			(1 << 29)
-#define EHCICTRL_ENAINCR4			(1 << 28)
-#define EHCICTRL_ENAINCR8			(1 << 27)
-#define EHCICTRL_ENAINCR16			(1 << 26)
-
-/* Register map for PHY control */
-struct usb_phy {
-	unsigned int usbphyctrl0;
-	unsigned int usbphytune0;
-	unsigned int reserved1[2];
-	unsigned int hsicphyctrl1;
-	unsigned int hsicphytune1;
-	unsigned int reserved2[2];
-	unsigned int hsicphyctrl2;
-	unsigned int hsicphytune2;
-	unsigned int reserved3[2];
-	unsigned int ehcictrl;
-	unsigned int ohcictrl;
-	unsigned int usbotgsys;
-	unsigned int reserved4;
-	unsigned int usbotgtune;
-};
-
-/* Switch on the VBUS power. */
-int board_usb_vbus_init(void);
-
-#endif /* __ASM_ARM_ARCH_EXYNOS5_EHCI_S5P_H__ */



More information about the coreboot mailing list