[coreboot] How to understand register address on x86?

[Alexander Böcken]

Hello,

this is a PCI related notation. It means Bus 0, Device 1-4, Function 0 of your board’s PCI bus. Then register offset 0x54, bits 31 to 19.

Regards,
Alex

Von: coreboot [mailto:coreboot-bounces at coreboot.org] Im Auftrag von ???
Gesendet: Freitag, 13. Januar 2017 07:35
An: coreboot
Betreff: [coreboot] How to understand register address on x86?


Dear Sir.



This time, I try to read the "V2_Avoton_BWG_Rev1_6_review.pdf" Page 169. Is see below.

[cid:image001.jpg at 01D26D74.F2F9B250]

But I don't understand the SLOTCAP address (B0:D1-4:F0:Offset 0x54[31:19]).



Could you explain this mean to me?



Thank you.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20170113/0078994e/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: image001.jpg
Type: image/jpeg
Size: 116254 bytes
Desc: image001.jpg
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20170113/0078994e/attachment-0001.jpg>