[coreboot] [LinuxBIOS] m57sli : debugging the flashrom problem when booting with LB

yhlu yinghailu at gmail.com
Tue Jan 15 03:44:08 CET 2008

On Jan 13, 2008 2:32 PM, Florentin Demetrescu <echelon at free.fr> wrote:
> Hi,
> I think we are close to fix the pb. of the flashrom under LB on the m57sli mobo
> There was indeed a problem with the IO address decoding into the PCI->LPC
> bridge..
> Facts:
> 1) after booting with LB : when reading @ the IO address 0x820 (where the SPI IF
> of the IT8715 SIO should be mapped), one gets 0xff (the value read is 0x0c after
> booting with the factory bios)
> 2) when probing the LPC bus with an oscilloscope, one can notice that a IO read
> @ 0x820 produces:
>  - under factory bios : a corect IO read cycle as expected with the address
> 0x820 and the SIO answers with the correct value;
>  - under LB : a WRITE IO cycle @ the address 0x0080! (yes is true!) This is what
> is seen on the bus (I tested many times..), even if the software operation
> really was a IO read;
> 3) the PCI register 0xa0 of the pci device 00:01.0 (the LPC bridge) holds the
> value:
>  - 0xc1100001 under factory bios;
>  - 0x30000001 under LB;
> 4) the IO range 0x0800->0x085f can be seen with the factory bios into the pci
> register 0xb4 of the same pci device; it don't appear with the actual version of
> LB
> 5) after booting with LB, and forcing the following registers of the lpc bridge
> with the following comands:
>  setpci -s 00:01.0 a0.l=c1100001
>  setpci -s 00:01.0 a4.l=0
>  setpci -s 00:01.0 a8.l=0
>  setpci -s 00:01.0 ac.l=0
>  setpci -s 00:01.0 b0.l=02f40295
>  setpci -s 00:01.0 b4.l=085f0800
> (force them at same values as in proprietary bios)
> the command "flashrom -m gigabyte:m57sli" do not hang anymore and correctly
> identifies the flash chip (I haven't tested yet a full flash programming)
> So a workaround is now possible as suggested in point (5).
> For a full coreboot patch, unfortunatelly I don't master the software
> architecture of coreboot enough to make a proposal.. Can someone help please?


we need to update superio it8715 code to make the spi? to get assigned
resource in MB Config.lb

then mcp55_lpc.c will enable that automatically.

Or you can do sth in cache_as_ram_auto.c sio_setup().. this one could be easier


More information about the coreboot mailing list