[coreboot] r972 - in coreboot-v3: include/arch/x86 mainboard/jetway/j7f2
svn at coreboot.org
svn at coreboot.org
Fri Oct 31 19:56:53 CET 2008
Author: rminnich
Date: 2008-10-31 19:56:53 +0100 (Fri, 31 Oct 2008)
New Revision: 972
Modified:
coreboot-v3/include/arch/x86/via_c7.h
coreboot-v3/mainboard/jetway/j7f2/mainboard.h
Log:
All of these CPUS have 32 address bits in all cases. Move this to the cpu.h
Signed-off-by: Ronald G. Minnich <rminnich at gmail.com>
Acked-by: Ronald G. Minnich <rminnich at gmail.com>
Modified: coreboot-v3/include/arch/x86/via_c7.h
===================================================================
--- coreboot-v3/include/arch/x86/via_c7.h 2008-10-31 18:44:57 UTC (rev 971)
+++ coreboot-v3/include/arch/x86/via_c7.h 2008-10-31 18:56:53 UTC (rev 972)
@@ -25,6 +25,7 @@
#define SYSCFG_MSR 0xC0010010
#define SYSCFG_MSR_MtrrFixDramModEn (1 << 19)
#define SYSCFG_MSR_MtrrFixDramEn (1 << 18)
+#define CPU_ADDR_BITS 32
#ifndef __ASSEMBLER__
Modified: coreboot-v3/mainboard/jetway/j7f2/mainboard.h
===================================================================
--- coreboot-v3/mainboard/jetway/j7f2/mainboard.h 2008-10-31 18:44:57 UTC (rev 971)
+++ coreboot-v3/mainboard/jetway/j7f2/mainboard.h 2008-10-31 18:56:53 UTC (rev 972)
@@ -18,4 +18,3 @@
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
-#define CPU_ADDR_BITS 32
More information about the coreboot
mailing list