[coreboot] Coreboot patches for v2 with SeaBIOS
mylesgw at gmail.com
Tue Feb 17 22:15:59 CET 2009
On Tue, Feb 17, 2009 at 1:59 PM, Rudolf Marek <r.marek at assembler.cz> wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>> ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl)
>> ACPI: BIOS IRQ0 pin2 override ignored.
> OK maybe it belongs to another APIC dont know. Maybe just ignore this.
>> Looking at this made me remember that only PCI0 gets parsed by the
>> kernel. I don't know why it skips the other root buses.
> Do you have them in DSDT?
I tried to put them in there :)
> Please post your current DSDT.
> You will need also some another device for second PCI bus.
I added a device for each root PCI bus.
>> As long as I make it match the mptable, shouldn't it just work?
> It should.
>> Right now I can't get it to match because the other busses are never
>> parsed so those PRT entries are ignored.
> Check this FAQ:
> Q: But how about a multiple root bus machine? How do I report several CPU-to-PCI
> bridges (root PCI Buses) in the ACPI NameSpace?
> You will need _BBN object.
I didn't see what I'm missing there.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 7566 bytes
Desc: not available
More information about the coreboot