[coreboot] r1095 - in coreboot-v3: device include/device

svn at coreboot.org svn at coreboot.org
Mon Jan 5 18:41:55 CET 2009


Author: myles
Date: 2009-01-05 18:41:55 +0100 (Mon, 05 Jan 2009)
New Revision: 1095

Modified:
   coreboot-v3/device/agp_device.c
   coreboot-v3/include/device/agp.h
Log:
This trivial patch makes AGP support compile again.  

Signed-off-by: Myles Watson <mylesgw at gmail.com>
Acked-by: Myles Watson <mylesgw at gmail.com>


Modified: coreboot-v3/device/agp_device.c
===================================================================
--- coreboot-v3/device/agp_device.c	2009-01-05 16:00:32 UTC (rev 1094)
+++ coreboot-v3/device/agp_device.c	2009-01-05 17:41:55 UTC (rev 1095)
@@ -55,17 +55,13 @@
 }
 
 /** Default device operations for AGP bridges. */
-static const struct pci_operations agp_bus_ops_pci = {
-	.set_subsystem = 0,
-};
 
 const struct device_operations default_agp_ops_bus = {
-	.read_resources   = pci_bus_read_resources,
-	.set_resources    = pci_set_resources,
-	.enable_resources = pci_bus_enable_resources,
-	.init             = 0,
-	.scan_bus         = agp_scan_bridge,
-	.enable           = 0,
-	.reset_bus        = pci_bus_reset,
-	.ops_pci          = &agp_bus_ops_pci,
+	.phase3_scan		 = agp_scan_bridge,
+	.phase4_read_resources	 = pci_bus_read_resources,
+	.phase4_set_resources	 = pci_set_resources,
+	.phase5_enable_resources = pci_bus_enable_resources,
+	.phase6_init		 = 0,
+	.phase3_enable		 = 0,
+	.reset_bus		 = pci_bus_reset,
 };

Modified: coreboot-v3/include/device/agp.h
===================================================================
--- coreboot-v3/include/device/agp.h	2009-01-05 16:00:32 UTC (rev 1094)
+++ coreboot-v3/include/device/agp.h	2009-01-05 17:41:55 UTC (rev 1095)
@@ -25,6 +25,6 @@
 	unsigned min_devfn, unsigned max_devfn, unsigned int max);
 unsigned int agp_scan_bridge(struct device *dev, unsigned int max);
 
-extern struct device_operations default_agp_ops_bus;
+extern const struct device_operations default_agp_ops_bus;
 
 #endif /* DEVICE_AGP_H */





More information about the coreboot mailing list